


## Testing with the LV-500

- ▶ Tektronix LV-500
- ▶ Built in 1989-1991
  - ▶ I.e. Ancient technology!
  - ▶ eBay is a good source for spare parts these days...
- ▶ Specifically designed to be a stand-alone tester for ASICs
  - ▶ I.e. More testing features than a basic logic analyzer


## What's an ASIC Tester?

- ▶ Ours is built on a Tektronix DAS 9200 logic analyzer platform
- ▶ The main differences are in the test head, the pattern/error cards, and the Schmo
  - ▶ The test head has up to 256 bi-directional pins where each pin has programmable electronics
    - ▶ voltage drive, current drive, voltage sense, etc.
  - ▶ The pattern/error cards store and compare the test vectors at up to 50MHz
    - ▶ fast for 1989!
  - ▶ A Schmo lets you run repeated tests while the tester alters one or two independent variables like threshold, delay, cycle length, voltage, etc.



## Flavors of LV500s

- ▶ Common Features
  - ▶ Test speeds up to 50MHz
  - ▶ Up to 64,000 unique test vectors
  - ▶ Network connection for uploading tests
    - ▶ Thinlan ethernet
  - ▶ 8 Meg of RAM
  - ▶ 21 or 43 Meg hard drive
  - ▶ 5.25 floppy (1.2M floppy)



## Flavors of LV500s


- ▶ LV514
  - ▶ 192 test channels (12 sectors)
    - ▶ 160 are usable (two sectors are bad)
  - ▶ Pre-wired test card for class chips
  - ▶ *(should really be called LV513, but that's a long story)*
- ▶ LV512
  - ▶ 128 test channels (8 sectors)
    - ▶ All channels are usable
  - ▶ Used mostly for tutorial purposes
    - ▶ No pre-wired class chip test card yet...

LV514




LV512






- ## The More Detailed Picture
- ▶ Conceptually this is simple, in practice there are lots of details...
    - ▶ Define the input and expected-output vectors
      - ▶ Can do this using your Verilog simulations
    - ▶ Define which signals are inputs and outputs on your chip
    - ▶ Define how those signals are mapped to tester channels
    - ▶ Wire up the DUT card so that those channels map to your chip pins
    - ▶ Define the timing and electrical characteristics of your test



## Three Essential Parts of a Test


1. A properly wired DUT (Device Under Test) card
  - ▶ This electrically connects each of your chip pins to the correct tester channels
2. A properly configured LV-500
  - ▶ Configure the timing of when inputs are applied, when outputs are checked, what the voltages and currents are, etc.
3. A complete set of test vectors
  - ▶ Vectors are applied and checked on each cycle
  - ▶ “Force data” are inputs to your chip
  - ▶ “Compare data” are expected outputs from your chip




## Tester Channels

- ▶ The 256 possible pins (channels) on the test head are grouped into 16 “sectors” labeled 0-f
  - ▶ Each sector has 16 channels
  - ▶ Labeled sector.channel (l.e. 0.2, d.3, a.c)
- ▶ On each cycle, each channel may be either a “force” channel or a “compare” channel, but not both
  - ▶ If you have bi-directional pins on your chip, you need to define which are inputs and which are outputs on each cycle!


# DUT Card




# LV514 Usable Channels



# LV512 Usable Channels






# DUT Card Sectors & Channels



## DUT Cards

- ▶ The DUT cards are how you wire from tester channels to chip pins
- ▶ These cards also have VDD, VTT and GND power supply connections
  - ▶ VDD and VTT are two independently controllable power supply voltages



Pad Shape	Function
	VCC Supply
	VTT Supply
	Ground

## Wiring the DUT Card



- ▶ Essentially two choices:
  - ▶ Solder wires on a PGA DUT card
    - ▶ Remember that VDD and GND are not connected to tester channels
    - ▶ Probably only want to do this once for the whole class
    - ▶ Which means standardizing VDD and GND!
  - ▶ Use a “Quick-Connect” card
    - ▶ Uses 3M Scotch-Connect to wire (using wire-wrap wire) from the tester channels to the chip socket
    - ▶ Can also use quick-connect for VDD and GND



# Quick-Connect DUT Card




# Quick-Connect DUT Card




## Knowing What to Wire

- ▶ A “Bonding Diagram” is a picture that shows how your chip was bonded to the chip frame
- ▶ It also shows how the chip frame is connected to the chip pins


## Bonding/Chip Diagram





## Map Your Pins to Channels

- ▶ Pick tester sector.channel assignments for each of your pins
  - ▶ Signals that need the same voltage characteristics should be grouped in the same sector
    - ▶ Each sector gets common voltage ranges
    - ▶ More on this later...
  - ▶ Signals that need the same timing should be grouped in the same quadrant
    - ▶ Sectors 0-3, 4-7, 8-b, c-f are the four quadrants
    - ▶ More on this later...
- ▶ Wire things up!
  - ▶ Remember to keep a list of what you've wired!



## Class DUT Card


- ▶ Pre-wired for class chips
  - ▶ 84 pin PGA with specific VDD and GND placements in the pad ring
  - ▶ `/usr/local/contrib/elb/lv500/DUTmap.txt`

## DUTmap.txt

PAD-PIN-TESTER CHANNEL MAP FOR CS/EE 5710 DUT CARD

Pad locations are taken from MOSIS bonding diagram  
 PGA locations are taken from 84pin PGA bonding diagram  
 Tester channels 6,7,8,9,A are used. The notation is sector.channel  
 Vdd and GND connections are as per 5710 standard pad frame


TESTER SIGNAL			
PAD	PGA	sec.chn	NAME (no spaces)
1	B02	6.C	
2	C02	7.7	
3	B01	6.B	
4	C01	7.6	
5	D02	7.D	
6	D01	7.C	
7	F02	GND	GND
8	E02	8.1	
9	E01	8.0	
10	E03	8.7	
12	F01	8.6	
13	G01	8.A	etc....




## Finished DUT Card

- ▶ Now you have part 1 – a wired DUT card that connects your chip to the tester
- ▶ On to part 2 – configuring the tester...


# LV512 Boot Menu



# LV500 Main Menu




# LV500 Keyboard Layout




# Important Menu Choices

- ▶ Config Menu
  - ▶ Defines voltages for VDD, VTT, GND
  - ▶ Defines voltages for two force/compare sets
- ▶ DUT Wiring menu
  - ▶ Defines how your signals are assigned to tester sector.channels
- ▶ Channel menu
  - ▶ Defines how your signals are collected into groups (I.e. buses)
    - ▶ ALL signals must be a part of some group
    - ▶ Groups are assigned to specific timing templates (clock phases)



## Important Menu Choices

- ▶ **Template Menu**
  - ▶ Defines timing of tests
    - ▶ When to force data?
    - ▶ When to compare data
    - ▶ When to ignore data?
- ▶ **Schmoo Menu**
  - ▶ Defines which variables to vary, and by how much
- ▶ **Pattern Menu**
  - ▶ Defines data vectors for each tester cycle



## Basic Procedure...

- ▶ Tell tester which chip signals are connected to which channels (DUT wiring menu)
- ▶ Combine signals into groups (Channel menu)
- ▶ Define timing for each group (Template menu)
  - ▶ Only four “clock phases” per quadrant
  - ▶ A “template” assigns clock phases to groups, and timing of clock phases...
- ▶ Define patterns (Pattern menu)
  - ▶ Each pattern starts with a template
  - ▶ Includes force, compare, and mask data for each test cycle

## Config Menu



- ▶ Defines the electronics for this test
  - ▶ VDD, VTT, GND, current limit, etc.
- ▶ You can also define two different “force” and “compare” voltage sets for data channels
  - ▶ Each sector uses one of these two sets


## Config Menu (diagram)

The diagram shows a configuration window for a device. On the right is a circular 'Pin Grid Array DUT Card' with pins labeled 0 through 9 and a through-hole labeled 'T'. Two arrows point from the 'Sector Logic Selection' row to pins 'a' and 'T'. The configuration fields are as follows:

LV500 92V84-1		LV Setup	Config												
Device Supply	<input type="text"/>	Volts	Current Limit <input type="text"/>												
Termination Supply:	<input type="text"/>														
		Logic	Families												
		V1	V2												
Force High Voltage:	GND <input type="text"/>	Ref <input type="text"/>	<input type="text"/>												
Force Low Voltage:	GND <input type="text"/>														
Compare Voltage:	GND <input type="text"/>														
Sector Logic Selection															
0	1	2	3	4	5	6	7	8	9	a	b	c	d	e	f
<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>	<input type="text"/>
Comment: <input type="text"/>															









## Channel Menu

- ▶ Defines how your signals are collected into groups
- ▶ EVERY signal must be a part of some group (even single signals)
  - ▶ Groups can make data entry and evaluation easier
  - ▶ Can define how group data is printed
    - ▶ Dec, Hex, Oct, Bin
  - ▶ Can specify timing once for the whole group
  - ▶ In general, inputs vs. outputs is a good group...
    - ▶ Or control vs. data, etc.




# Templates

## ▶ Templates

- ▶ Defines timing of tests
  - ▶ When to force data?
  - ▶ When to compare data
  - ▶ When to ignore data?
- ▶ Set up using a “clock phase”
  - ▶ Bad name – really a timing waveform
  - ▶ Defines when things happen in each tester cycle
- ▶ You can define up to four clock phases per quadrant

# Clock Phases

- ▶ Cycle Length: 20ns – 496ns
- ▶ Delay is delay to Leading Edge
  - ▶ Can be 0ns
- ▶ Width is delay from Leading to Trailing edge



# DUT Card Quadrants





Figure 1-4. Each set of 64 channels (4 sectors) has four clock phases

Each quadrant has up to four timing waveforms you can use to control signal timing (called "Clock Phases" in LV500-speak)


# Force Formats

► Within a clock phase, you can define when values are "forced" to your chip in relation to the edges




## Force Formats Example


- ▶ This is an example of a pattern driven on five consecutive tester cycles with each of the different force formats



## Compare Formats


- ▶ You can also define when you Compare outputs in relation to the clock phase edges





## Pattern Menu

- ▶ Defines data vectors for each tester cycle
  - ▶ Data for each signal is defined in the data vector
  - ▶ Some of those signals are “Force”, some are “Compare” and some are “Mask”
    - ▶ These are set in the templates
    - ▶ Assign a template to each vector
    - ▶ On each tester cycle, the next vector, with that vector’s template, is applied to the DUT and compared



## Pattern Display

- ▶ The Pattern screen is where you see the results of your test
  - ▶ Before the test you can see all the vectors (and their templates) that you will be using
  - ▶ After running the test you see the same display with any errors highlighted in red
    - ▶ Red means that the output of the DUT didn't match the expected output vector
  - ▶ You run the test with F1-Start (the F1 function key)



## Successful Test

Line Number	Select	clr	sel	data	slr	clk	en	q	Expected
1	clear	L	LL	00000000	LL	H	LL	00	
-----									
0	#								
Simple test of the 299 shifter									
1	clear	L	LL	00000000	LL	H	LL	00	
2	shift	H	LL	00000000	LL	H	LL	00	
3	shift	H	LL	00000000	HH	H	LL	00	
4	shift	H	LH	10000000	HH	H	LL	10	
5	shift	H	LH	11000000	HH	H	LL	10	
6	shift	H	HL	10000001	HH	H	LL	11	
7	load	H	HH	LHLHLHLH	LL	H	LL	01	
8	shift	H	LL	01010101	LL	H	LL	01	
9	shift	H	HL	10101010	LL	H	LL	10	
10	shift	H	HL	01010100	LL	H	LL	00	
11	shift	H	HL	10101001	HL	H	LL	11	
12	shift	H	HL	01010011	HL	H	LL	01	


Test passed functional tests


F1 START SINGLE    F2 SEARCH MODE    F3 UNDO    F4 MARK START    F5 DEFINE FORMAT    F7 DELETE LINE    F8 ADD LINE

## Failed Test

Line Number	Select	clr	sel	data	slr	clk	en	q	Expected
1	clear	L	LL	00000000	LL	H	LL	00	
-----									
0	#								
Simple test of the 299 shifter									
1	clear	L	LL	00000000	LL	H	LL	00	
2	shift	H	LL	00000000	LL	H	LL	00	
3	shift	H	LL	00000000	HH	H	LL	00	
4	shift	H	LH	10000000	HH	H	LL	10	
5	shift	H	LH	11000000	HH	H	LL	11	
6	shift	H	HL	10000001	HH	H	LL	11	
7	load	H	HH	LHLHLHLH	LL	H	LL	01	
8	shift	H	LL	11101	LL	H	LL	01	
9	shift	H	HL	10101010	LL	H	LL	10	
10	shift	H	HL	01010100	LL	H	LL	00	
11	shift	H	HL	10101001	HL	H	LL	11	
12	shift	H	HL	01010011	HL	H	LL	01	

F1 START SINGLE    F2 SEARCH MODE    F3 UNDO    F4 MARK START    F5 DEFINE FORMAT    F7 DELETE LINE    F8 ADD LINE





- ## Logistics
- ▶ The LV500 is old and cranky...
    - ▶ Basic rule – if you're not SURE about what you're doing, ask me first!!!!
      - ▶ Replacement parts are very hard (impossible?) to find.
    - ▶ Leave terminal ON
      - ▶ Turn down brightness when you leave,
      - ▶ Check brightness when you come into the lab
    - ▶ Do NOT turn the LV500 off without good cause!
      - ▶ We'll leave the LV512 up and running for tutorials, and then switch to the LV514 when chips come back...

## Logistics continued

- ▶ Be very gentle with the DUT cards
  - ▶ They connect to the machine through elastomer connectors
    - ▶ These are basically rubber-like connectors wrapped with wire
    - ▶ They are very fragile, and a little worse for wear
    - ▶ We have no replacements...
- ▶ Schedule some time with me to run tests!
  - ▶ Once you've got some LV500 time under your belt you can go it alone...

## Tester Setup Simplified

- ▶ All this stuff can be defined in a .msa file
  - ▶ Module Setup, Ascii
  - ▶ Each section of the .msa file corresponds roughly to a tester menu
  - ▶ You can (fairly easily) write your own .msa file
    - ▶ Templates on `/usr/local/contrib/elb/lv500/`

## Tester Setup with msa Files

- ▶ You can ftp to the lv500 and upload the .msa file which defines your test
  - ▶ You can ONLY ftp from vlsi-nat.cs.utah.edu so ssh to there first!
  - ▶ lv512.cs.utah.edu, lv514.cs.utah.edu
  - ▶ No username/password required...
  - ▶ Put your .msa file into the Simulation directory on the LV500
  - ▶ Convert to tester setup using the LV Toolkit menu

## LV512 LAN Screen

The screenshot shows a terminal window with the following content:

```



RS-232 Terminal Port
Baud Rate: 38400

RS-232 Ad
Baud R: 38400
Flow C:

Ethernet Setup
Name: lv512
Internet Addr: 155.99.195.43
Gateway Addr: 155.899.195.801
Subnet Mask: 255.255.255.0
Server:

Status
LAN Boot: System is up
LAN Diag Mode: 0
Ethernet Addr: 00:00:11:00:150:7a
Server Present: Ftp 1 Listening
  
```

At the bottom of the screen, there are four buttons labeled F1, F2, F4, and F5 with their respective functions: F1 (F1), F2 (RESET), F4 (DEFAULT), and F5 (SET).




## Running Tests

- ▶ The .msa conversion is a great first step
  - ▶ But, after that's running you may want to change things or try new things
    - ▶ Like Schmoo, or changing parameters
  - ▶ You can change the data using the menus shown earlier
  - ▶ You can also save the changed tests into new .msa files
  - ▶ And you can retrieve those new .msa files using FTP if you like

## Overview


- ▶ On every tester cycle the LV500:
  - ▶ Applies a set of signals to the DUT
    - ▶ The data to "Force" is defined in the Pattern
    - ▶ Which signals are "Forced" on this cycle is defined in the template
    - ▶ When the data are applied is defined relative to the "clock phase" template
    - ▶ The names of the signals and which tester channels they are on are defined in the DUT wiring menu
  - ▶ At the right time (defined in the template) the tester captures and compares the data from the DUT
    - ▶ Compares against the data in the Pattern

## Procedure



1. Get your bonding diagram and map where your signals are on your chip
2. Decide how those pins will map to tester channels (DUTmap.txt)
3. Decide on timing templates for all signals
4. Generate test vectors that include pin names, templates, and data vectors for every cycle
5. Put it all in a .msa file

## Procedure 2




6. Upload the .msa file to the LV500
7. Convert the .msa file to a tester setup file
8. Check all menus to make sure things are how you want them
  1. Config
  2. DUT wiring
  3. Channel
  4. Template
  5. Pattern




## Procedure 3

- 9. Fix or modify test parameters
- 10. Run your test
- 11. Look at the results
  - 1. Celebrate!
  - 2. Or diagnose and debug...
  - 3. Or decide to schmoo to get more info...



# Tutorial 1: 74LS547

## 3 to 8 decoder



# 74LS547

Table 4-3  
PIN MAP FOR 74LS547 DECODER

Signal	Section/Channel	DUT Pin #
a2	2.e	17
a1	2.d	7
a0	2.c	6
q0-	3.6	12
q1-	3.7	2
q2-	3.8	1
q3-	3.9	19
q4-	3.a	18
q5-	3.b	8
q6-	3.c	9
q7-	3.d	11
le	3.2	16
e1-	2.f	15
e2	3.0	14
e3	3.1	13

(- means negative-true logic)

Table 4-2  
DECODER STATUS

Inputs	Latch	Status/Decoder Outputs
e1- e2- e3- le		
L L L L	L	Transparent Address inputs decoded
L L H H	H	Storing Latched address decoded
L H L H	H	Transparent q = HIGH
L H H H	H	Storing
H L L H	H	Transparent
H L H H	H	Storing
H H L H	H	Transparent
H H H H	H	Storing

(- means negative-true logic)

Table 4-1  
TRUTH TABLE FOR DECODER

Inputs	Outputs
a2 a1 a0 q0- q1- q2- q3- q4- q5- q6- q7-	
L L L 0 1 1 1 1 1 1 1	1 1 1 1 1 1 1
L L L H 1 0 1 1 1 1 1 1	1 1 1 1 1 1 1
L H L 1 1 0 1 1 1 1 1	1 1 1 1 1 1 1
L H H 1 1 1 0 1 1 1 1	1 1 1 1 1 1 1
H L L 1 1 1 1 0 1 1 1	1 1 1 1 1 1 1
H L H 1 1 1 1 1 0 1 1	1 1 1 1 1 1 1
H H L 1 1 1 1 1 1 0 1	1 1 1 1 1 1 1
H H H 1 1 1 1 1 1 1 0	1 1 1 1 1 1 1

(- means negative-true logic)

# 547 DUT Wiring

Logical Path Name	Logical Signal Name	Sector/Channel	DUT Pin
0	a0	2.0	6
1	a1	2.4	7
2	a2	2.9	17
3	a17	2.1	15
4	a2	3.0	14
5	a3	3.1	13
6	1a	3.2	16
7	a9	3.6	12
8	a17	3.7	2
9	a2	3.8	1
10	a2	3.9	18

F1 START SCREEN      F4 CLEAR SPEC      F8 WRT

# 547 Template

Group/Signal Name	Pin Function	Format	Clock Phase	Length	Delay	Width
a	FORCE	DWRZ L	0A	0.0ns	0ns	90ns
a	COMPARE	EDGE T	0A	0.0ns	0ns	90ns
a	FORCE	DWRZ L	0A	0.0ns	0ns	90ns
1a	FORCE	DWRZ L	0A	0.0ns	0ns	90ns

F1 START SCREEN      F2 GLOBAL SPEC      F4 CLEAR SPEC      F6 REMOVE      F7 DELETE      F8 WRT

# 547 Pattern


Line Number	Select	w	q	e	le	Expected	
1	template_0	LLL	01111111	LHH	H		
-----							
0			74F547 pattern data begins here				
1	template_0	LLL	01111111	LHH	H		
2	template_0	LLH	10111111	LHH	H		
3	template_0	LHL	11011111	LHH	H		
4	template_0	LHH	11101111	LHH	H		
5	template_0	HLL	11110111	LHH	H		
6	template_0	H LH	11111011	LHH	H		
7	template_0	HHL	11111101	LHH	H		
8	template_0	H HH	11111110	LHH	H		

# 547 Schmo



## Tutorial 2: 74LS299

- ▶ Shift Register, shift L or R, parallel load and output
- ▶ Bidirectional data bus




## 74LS299 Timing

- ▶ Control should be set up ahead of the clock
- ▶ Data should be sampled after the rising edge of the clock
- ▶ Data should be driven after the control is set up
  - ▶ Avoid drive fights on bidirectional path

**Table 6-1**  
FUNCTION TABLE FOR 74LS299 SHIFT REGISTER

Inputs		Response		
clr-		s1	s0	clk
L	X	X	X	Asynch Reset; d[7:0]=Low
H	H	H	0->1	Parallel Load
H	L	H	0->1	Shift Right
H	H	L	0->1	Shift Left
H	L	L	X	Hold



### 74LS299 Shift/Clear Template

Template: CLEAR Lock: OFF Resolution: 500ps

Group/Signal Name	Pin Function	Format	Clock Phase	Length	Delay	Width
clr	FORCE	DHRZ L	0R	200ns	0.0ns	100ns
sel	FORCE	DHRZ L	0R	200ns	0.0ns	100ns
data	CONFIRE	EDGE T	0C	200ns	20.0ns	60ns
slr	FORCE	DHRZ L	0R	200ns	0.0ns	100ns
clk	FORCE	PO	0R	200ns	40.0ns	100ns
en	FORCE	DHRZ L	0R	200ns	0.0ns	100ns
q	CONFIRE	EDGE T	0R	200ns	0.0ns	100ns

F1 START SINGLE    F3 GLOBAL SPEC    F4 CLEAR SPEC    F6 REVERSE    F7 DELETE    F8 RED

## 74LS299 Load Template

LU 500    92064-1    LM Setup    Template    Idle  
 Template: 1001    Lock: OFF    Resolution: 500ps

Group/Signal Name	Pin Function	Format	Clock Phase	Length	Delay	Width
clr	FORCE	DMRZ L	0N	0.0ns		100ns
sel	FORCE	DMRZ L	0N	0.0ns		100ns
data	FORCE	R INH	0C	20.0ns		80ns
slr	FORCE	DMRZ L	0N	0.0ns		100ns
clk	FORCE	PO	00	40.0ns		100ns
en	FORCE	DMRZ L	0N	0.0ns		100ns
q	COMPARE	EDGE T	0N	0.0ns		100ns

F1 START SINGLE    F3 GLOBAL SPEC    F4 CLEAR SPEC    F6 REMOVE    F7 DELETE    F8 ADD

## 74LS299 Pattern

LU 500    92064-1    Display    Pattern    Idle

Line Number	Select	clr	sel	data	slr	clk	en	q	Expected
1	clear	L	LL	00000000	LL	H	LL	00	
-----									
0	#	Simple test of the 299 shifter							
1	clear	L	LL	00000000	LL	H	LL	00	
2	shift	H	LL	00000000	LL	H	LL	00	
3	shift	H	LL	00000000	HH	H	LL	00	
4	shift	H	LH	10000000	HH	H	LL	10	
5	shift	H	LH	11000000	HH	H	LL	10	
6	shift	H	HL	10000001	HH	H	LL	11	
7	load	H	HH	LHLHLHLH	LL	H	LL	01	
8	shift	H	LL	01010101	LL	H	LL	01	
9	shift	H	HL	10101010	LL	H	LL	10	
10	shift	H	HL	01010100	LL	H	LL	00	
11	shift	H	HL	10101001	HL	H	LL	11	
12	shift	H	HL	01010011	HL	H	LL	01	

Analyzed functional tests  
 F1 START SINGLE    F2 SEARCH NEXT    F3 UNDO    F4 MARK START    F5 DEFINE FORMAT    F7 DELETE LINE    F8 ADD LINE