

















Parameter	Description	
	added latency to column accesses for posted CAS	
tAL ADUDET	commands	
tCAS	interval between CAS and start of data return	
tCCD	column command delay - determined by internal burst	
tCMD	time command is on bus from MC to device	
tCWD	column write delay, CAS write to write data on the bus from the MC	
tFAW	rolling temporal window for how long four banks can remain active	
tOST	interval to switch ODT control from rank to rank	
tRAS	row access command to data restore interval	
tRC	interval between accesses to different rows in same bank = tRAS+tRP	
tRCD	interval between row access and data ready at sense amps	
tRFC	interval between refresh and activation commands	
tRP	interval for DRAM array to be precharged for another row access	
tRRD	interval between two row activation commands to same DRAM device	
tRTP	interval between a read and a precharge command	
tRTRS	rank to rank switching time	
tWR	write recovery time - interval between end of write data burst and a precharge command	
+WTR	interval between end of write data burst and start of a	

						-
	Prev	Next	Rank	Bank	Min. Timing	Notes
_	A A	A A	5 c	s d	TRC	nlus tFAW for 5th RAS same rank
A,a = any	P	Ā	s	d	tRP	
R = Read	F	Α	s	s	tRFC	
N = Write	A	R	s	s	tRCD-tAL	tAL=0 unless posted CAS
F = Refresh	R	R	s	а	Max(tBURST, tCCD)	tBURST always based on Prev
= Precharge	R	R	d	а	tBURST+ tRTRS	
	w	R	s	а	tCWD+ tBURST + tWTR	
					tCWD+tBURST	
	w	R	d	a	+tRTRS-tCAS	
	~	vv	5	5	IRCD-IAL	Overhead = (minT-t <sub>BURST</sub> )/t <sub>BURST</sub>
	R	w	а	а	tCAS+tBURST +tRTRS-tCWD	
	w	w	s	а	Max(tBURST, tCCD)	
	A	P	d s	a s	tBURST+tOST tRAS	
	R	Р	s	s	tAL+tBURST+ tRTP-tCCD	
		Р			tAL+tCWD+	
	F	F	s	a	tRFC	
	P	F	s	a	tRFC	

























Col	nclusions 1	
• Sustaining high bandy	vidth utilization	
harder w/ each succe	essive generation du	e to:
» relatively constant	row cycle times	
<ul> <li>increasing b/w and</li> <li>higher overhead</li> </ul>	shorter data transport	times
<ul> <li>for DDR3 where po – t<sub>FAW</sub> and t<sub>RRD</sub> col</li> </ul>	ower is a concern nstraints are more severe	
Is there a fix for this a	onundrum	
• e.g. the DRAM vendo	rs are tightly bound	
» cost and performan	ce conflict	
» cost nas dominated	the equation	566
<ul> <li>most recent gains has sophistication</li> </ul>	ve come from increa	ased mem_ctir
» adds complexity for » latency is particula	r sure rly sensitive to Q'ing d	elays
School of Computing		



