



M	cron	512M	1B, 1GB,	2GB, 4G	B (x64, E	DR) 240-F	Pin DDR2	2 SDRAM	UDIN Featu
1T16H1 1T16H1	F6464A – 512 F12864A – 1G F25664A – 2G	B							
	F51264A – 4G nent data sheets, ref Key Timing Pa	er to Micron							
able 1:	Key Timing Pa	er to Micron	Da	ta Rate (M	ſ/s)	CI = 2	tRCD	t <sub>RP</sub>	t <sub>RC</sub>
able 1:	Key Timing P	er to Micron				CL = 3	tRCD (ns)	t <sub>RP</sub> (ns)	t <sub>R(</sub> (ns
able 1: Speed Grade	Key Timing Pa Industry Nomenclature	arameters	Da CL = 6	ta Rate (M CL = 5	T/s) CL = 4		(ns)	(ns)	(rns
able 1: Speed Grade -1GA	Normenciature PC2-8500	arameters	Da CL = 6	ta Rate (M CL = 5 667	Г/s) CL = 4 -	-	(ns) 13.125	(ns) 13.125	(ns 54
able 1: Speed Grade -1GA -80E	Key Timing Pa Industry Normenclature PC2-8500 PC2-6400	arameters CL = 7 1066 -	Da CL = 6 800 -	ta Rate (M CL = 5 667 800	<b>T/s)</b> <b>CL = 4</b> - 533	-	(ns) 13.125 12.5	(ns) 13.125 12.5	(ns 54 55
speed Grade -1GA -80E -800	Key Timing P: Key Timing P: Industry Nomenclature PC2-8500 PC2-6400 PC2-6400	CL = 7 1066 -	Da CL = 6 800 -	ta Rate (M CL = 5 667 800 667	T/s) CL = 4 - 533 533		(ns) 13.125 12.5 15	(ns) 13.125 12.5 15	(ns 54 55 55


• Per	formance isn't everything			
- 6	ower is topping the charts the	ese davs		
	onsider a RDRAM system			
	» 16 x 256 Mbit Direct RDRAM de	avices		
	• 3 modes			
	- active (all banks active)			
	- standby (active but takes long	er to bring back	to active an	d then read)
	<ul> <li>NAP (inactive banks so row ac</li> </ul>	cess must be re	done)	
	Condition	Current mA	Relative	
	1 device read active, 15 in NAP	1195	1	
	1 device read active, 15 in NAP 1 device read active, 15 in standby	1195 2548	1 2.1	
	1 device read active, 15 in NAP	1195	1	
	1 device read active, 15 in NAP 1 device read active, 15 in standby	1195 2548	1 2.1	
	1 device read active, 15 in NAP 1 device read active, 15 in standby	1195 2548 3206	1 2.1 2.7	




Alternat	tive Viewpoi	nts
• Impulse (Utah)		
<ul> <li>use an extra level of i</li> </ul>	indirection to supp	ort multiple strides
» get the cache line y	ou want	
<ul> <li>not just the contigu</li> </ul>	uous block that you usua	ally get
» use shadow memory	(not in the physical	address map)
	gets for user defined acc	•
	s based on strides in pla	У
» memory controller		
• controls map to mi	nimize dank contlict	
FB-Dimm		
<ul> <li>on DIMM ASIC could be</li> </ul>	be impulse like	
» each DIMM is a chai	nnel	
» Impulse like game c	ould be played	
<ul> <li>albeit with a bit mo</li> </ul>	ore control logic in the A	MB chip
School of Computing		
	14	CS781(


Symbol	Variable Dependence	Description
K	Independent	# of channels in system
L	Independent	# of ranks per channel
B	Independent	# of banks per rank
R	Independent	# of rows per bank
С	Independent	# of columns per row
V	Independent	# of bytes per column
z	Independent	# of bytes per cache line
N	Dependent	# of cache lines per row
	ory Capacity = K*L*B*R & CV= NZ (since we care	
	Since we're whacked o L =2', B=2 <sup>b</sup> , etc. for sim non powers of 2 could b	•
	f Computing y of Utah	5 <b>C\$7810</b>








	Example: Intel 82955X MCH						
- 2	H = memory c 2 memory contr > each indepen • each chann bossible rank c	rollers idently con nel supports	trol 2 DDR up to 4 rani		neis		
Rank Cap. MB	Config banks, rows,cois, coisize	Rank dev.cap x dev.cnt	Rank config BxRxCxV	Bank Addr bits b	Row Addr bits r	Col Addr bits c	Col Addr Offset V
128	4x8192x512x2	256 Mb x 4	4x8192x51 2x8	2	13	9	3
256	4x8192x1024x2	512 Mb x 4	4x8192x 1024x8	2	13	10	3
256	4x8192x1024x1	256 Mb x 8	4x8192x 1024x8	2	13	10	3
512	8x8192x1024x2	1 Gb x 4	8x8192x 1024x8	2	13	10	3
512	4x16384x1024x1	512 Mb x 4	4x16384x 1024x8	2	14	10	3











<ul> <li>sual benefit</li> <li>writes are not typically critica</li> <li>» defer if it helps the schedule</li> <li>still have to check the cache of</li> <li>» adds some complexity</li> <li>» also delays read if conservative</li> <li>• e.g. check cache and then go</li> <li>• wise choice in power constrait</li> <li>- go eager otherwise</li> </ul>	on a RAW access pattern re to DRAM
<ul> <li>» defer if it helps the schedule</li> <li>still have to check the cache of</li> <li>» adds some complexity</li> <li>» also delays read if conservative</li> <li>• e.g. check cache and then go</li> <li>• wise choice in power constrain</li> <li>- go eager otherwise</li> </ul>	on a RAW access pattern re to DRAM
<ul> <li>still have to check the cache of » adds some complexity         » also delays read if conservativ • e.g. check cache and then go         • wise choice in power constrail – go eager otherwise         </li> </ul>	re to DRAM
<ul> <li>» adds some complexity</li> <li>» also delays read if conservative</li> <li>• e.g. check cache and then go</li> <li>• wise choice in power constrait</li> <li>– go eager otherwise</li> </ul>	re to DRAM
<ul> <li>» also delays read if conservative</li> <li>• e.g. check cache and then go</li> <li>• wise choice in power constrait</li> <li>– go eager otherwise</li> </ul>	to DRAM
<ul> <li>e.g. check cache and then go</li> <li>wise choice in power constrai</li> <li>go eager otherwise</li> </ul>	to DRAM
• wise choice in power constrai – go eager otherwise	
– go eager otherwise	
RAM specific benefit	
high speed buses take time to	turn around
» bigger issue in DDRx where x>	=2 land
» hence RWRWRW transaction	s are slow
use	
common in XDR based RDRAM	systems
<ul> <li>Intel i8870 controller does it feel</li> </ul>	or JEDEC systems

