Lecture 9: ILP Innovations

- Today: handling memory dependences with the LSQ and innovations for each pipeline stage (Sections 3.9-3.10, detailed notes)
- Turn in HW3
- HW4 will be posted by tomorrow, due in a week

The Alpha 21264 Out-of-Order Implementation



Issue Queue (IQ)

Out-of-Order Loads/Stores

Ld	R1 ← [R2]
Ld	R3 ← [R4]
St	R5 → [R6]
Ld	R7 ← [R8]
Ld	R9 ← [R10]

What if the issue queue also had load/store instructions? Can we continue executing instructions out-of-order?

Ld	0x abcdef
Ld	
St	
Ld	
Ld	0x abcdef
St	0x abcd00
Ld	0x abc000
Ld	0x abcd00

- The issue queue checks for register dependences and executes instructions as soon as registers are ready
- Loads/stores access memory as well – must check for RAW, WAW, and WAR hazards for memory as well
- Hence, first check for register dependences to compute effective addresses; then check for memory dependences

Ld	0x abcdef
Ld	
St	
Ld	
Ld	0x abcdef
St	0x abcd00
Ld	0x abc000
Ld	0x abcd00

- Load and store addresses are maintained in program order in the Load/Store Queue (LSQ)
- Loads can issue if they are guaranteed to not have true dependences with earlier stores
- Stores can issue only if we are ready to modify memory (can not recover if an earlier instr raises an exception)

The Alpha 21264 Out-of-Order Implementation



Improving Performance

- Techniques to increase performance:
 - pipelining
 - improves clock speed
 - increases number of in-flight instructions
 - hazard/stall elimination
 - branch prediction
 - register renaming
 - efficient caching
 - out-of-order execution with large windows
 - memory disambiguation
 - bypassing



- Increases the number of in-flight instructions
- Decreases the gap between successive independent instructions
- Increases the gap between dependent instructions
- Depending on the ILP in a program, there is an optimal pipeline depth
- Tough to pipeline some structures; increases the cost of bypassing

- Difficult to find more than four independent instructions
- Difficult to fetch more than six instructions (else, must predict multiple branches)
- Increases the number of ports per structure

Reducing Stalls in Fetch

- Better branch prediction
 - novel ways to index/update and avoid aliasing
 - cascading branch predictors
- Trace cache
 - stores instructions in the common order of execution, not in sequential order
 - in Intel processors, the trace cache stores pre-decoded instructions

Reducing Stalls in Rename/Regfile

- Larger ROB/register file/issue queue
- Virtual physical registers: assign virtual register names to instructions, but assign a physical register only when the value is made available
- Runahead: while a long instruction waits, let a thread run ahead to prefetch (this thread can deallocate resources more aggressively than a processor supporting precise execution)
- Two-level register files: values being kept around in the register file for precise exceptions can be moved to 2nd level

- Two-level issue queues: 2nd level contains instructions that are less likely to be woken up in the near future
- Value prediction: tries to circumvent RAW hazards
- Memory dependence prediction: allows a load to execute even if there are prior stores with unresolved addresses
- Load hit prediction: instructions are scheduled early, assuming that the load will hit in cache

 Clustering: allows quick bypass among a small group of functional units; FUs can also be associated with a subset of the register file and issue queue



Bullet