Lecture 20: Coherence protocols

 Topics: snooping and directory-based coherence protocols (Sections 4.1-4.3)

SMP Example



SMP Example

	A	В	С
A: Rd X			
B: Rd X			
C: Rd X			
A: Wr X			
A: Wr X			
C: Wr X			
B: Rd X			
A: Rd X			
A: Rd Y			
B: Wr X			
B: Rd Y			
B: Wr X			
B: Wr Y			

SMP Example

	A	В	С	
A: Rd X B: Rd X C: Rd X A: Wr X A: Wr X A: Wr X B: Rd X A: Rd X A: Rd X A: Rd Y B: Wr X B: Wr X B: Wr Y	S S S E E E I I S S (Y) S (Y) S (Y) S (Y)	S S S S S S S X E (X) E (X) E (X) E (X) F (Y)	S I E S S S (X) I I I	

Design Issues

- Invalidate
- Find data
- Writeback / writethrough
- Cache block states
- Contention for tags
- Enforcing write serialization



Cache Coherence Protocols

- Directory-based: A single location (directory) keeps track of the sharing status of a block of memory
- Snooping: Every cache block is accompanied by the sharing status of that block – all cache controllers monitor the shared bus so they can update the sharing status of the block, if necessary
- Write-invalidate: a processor gains exclusive access of a block before writing by invalidating all other copies
- Write-update: when a processor writes, it updates other shared copies of that block

Example Protocol

Request	Source	Block state	Action	
Read hit	Proc	Shared/excl	Read data in cache	
Read miss	Proc	Invalid	Place read miss on bus	
Read miss	Proc	Shared	Conflict miss: place read miss on bus	
Read miss	Proc	Exclusive	Conflict miss: write back block, place read miss on bus	
Write hit	Proc	Exclusive	Write data in cache	
Write hit	Proc	Shared	Place write miss on bus	
Write miss	Proc	Invalid	Place write miss on bus	
Write miss	Proc	Shared	Conflict miss: place write miss on bus	
Write miss	Proc	Exclusive	Conflict miss: write back, place write miss on bus	
Read miss	Bus	Shared	No action; allow memory to respond	
Read miss	Bus	Exclusive	Place block on bus; change to shared	
Write miss	Bus	Shared	Invalidate block	
Write miss	Bus	Exclusive	Write back block; change to invalid ⁷	

Performance Improvements

- What determines performance on a multiprocessor:
 - What fraction of the program is parallelizable?
 How does memory hierarchy performance change?
- New form of cache miss: coherence miss such a miss would not have happened if another processor did not write to the same cache line
- False coherence miss: the second processor writes to a different word in the same cache line – this miss would not have happened if the line size equaled one word

How do Cache Misses Scale?

	Compulsory	Capacity	Conflict	Coherence	
				True	False
Increasing cache capacity					
Increasing processor count					
Increasing block size					
Increasing associativity					

- All transactions on a read or write are atomic on a write miss, the miss is sent on the bus, a block is fetched from memory/remote cache, and the block is marked exclusive
- Potential problem if the actions are non-atomic: P1 sends a write miss on the bus, P2 sends a write miss on the bus: since the block is still invalid in P1, P2 does not realize that it should write after receiving the block from P1 – instead, it receives the block from memory
- Most problems are fixable by keeping track of more state: for example, don't acquire the bus unless all outstanding transactions for the block have completed

Directory-Based Cache Coherence

- The physical memory is distributed among all processors
- The directory is also distributed along with the corresponding memory
- The physical address is enough to determine the location of memory
- The (many) processing nodes are connected with a scalable interconnect (not a bus) – hence, messages are no longer broadcast, but routed from sender to receiver – since the processing nodes can no longer snoop, the directory keeps track of sharing state

Distributed Memory Multiprocessors



 What are the different states a block of memory can have within the directory?

- Note that we need information for each cache so that invalidate messages can be sent
- The block state is also stored in the cache for efficiency
- The directory now serves as the arbitrator: if multiple write attempts happen simultaneously, the directory determines the ordering

Directory-Based Example



- If block is in uncached state:
 - Read miss: send data, make block shared
 - Write miss: send data, make block exclusive
- If block is in shared state:
 - Read miss: send data, add node to sharers list
 - Write miss: send data, invalidate sharers, make excl
- If block is in exclusive state:
 - Read miss: ask owner for data, write to memory, send data, make shared, add node to sharers list
 - > Data write back: write to memory, make uncached
 - Write miss: ask owner for data, write to memory, send data, update identity of new owner, remain exclusive



Bullet