





"Itanic"	
Interesting quotes:	
<ul> <li>John Dvorak (journalist) article</li> </ul>	
» "How the Itanium killed the Comp	uter Industry"
<ul> <li>Ashlee Vance (tech columnist)</li> </ul>	
» underperformance + product delay	/\$
<ul> <li>"turned the product into a joke in t</li> </ul>	he semiconductor industry"
<ul> <li>Donald Knuth</li> </ul>	
» "supposed to be terriffic – until it t compilers were basically impossi	
• However	
<ul> <li>illustrates some interesting archit</li> </ul>	ectural tactics
» approach highly valued in the emb	edded space
<ul> <li>Tukwila (4 core IPF)</li> </ul>	
» "what rhymes with Godzilla and ha Tokyo?"	as enough cache to take out
» 4 FB-Dimm channels	
• a move to dominate data-center no	w called "Cloud" apps
School of Computing	CS6810
University of Utah 4	C30610











<b>IPF Instructions and Slots</b>			
• In	struction types		
	• A = int ALU		
	· I = shifts, bit-tests, mo	ves	
	• M = memory access		
	• F = floats		
	• B = branches		
	L+X = extended immed	diates, stop, nops	
• In	struction word slots		
	· I = A or I types		
	• M = A or M types		
	• F = F types		
	· B = B types		
	L+X = L+X types		
bbbb (	School of Computing		
U)	University of Utah	8	CS6810





















Transmeta Crusoe	
Dynamic code morphing	
<ul> <li>Boris Babayan's idea (St. Petersburg IPM)</li> </ul>	
<ul> <li>x86 to VLIW in front end</li> </ul>	
<ul> <li>x table based so adds post manufacture flexibility</li> <li>x and some fault tolerance</li> </ul>	У
» 5 slots: risc style IU, compute (IU, FU, multi-me branch, immediate (32 bits used by another ins	
» 4 ops/128-bit-slot	
<ul> <li>2 options         <ul> <li>memory, compute, ALU, immediate</li> <li>memory, compute, ALU, branch</li> </ul> </li> </ul>	
<ul> <li>Speculation support</li> </ul>	
<ul> <li>shadowed register files</li> </ul>	
<ul> <li>program controlled store buvver</li> </ul>	
» SW controlled commit with auto-rollback	
<ul> <li>speculative loads – (ALAT like)</li> </ul>	
<ul> <li>conditional move instruction</li> </ul>	
» better than full predication IMHO	
University of Utah 16	<b>CS6810</b>




<b>Compiler Support for ILP</b>		
• Easier if:		
<ul> <li>non cyclic dependencie</li> </ul>	es	
» e.g. loop carried		
<ul> <li>recurrent dependencie</li> </ul>	S	
<ul> <li>» dependency n loops a</li> <li>• unroll n-1</li> </ul>	way?	
<ul> <li>affine array index calc</li> </ul>	ulations	
» address = ai + b		
<ul> <li>i is loop index, a &amp; b</li> <li>compiler can know v</li> </ul>		
• Harder if:		
<ul> <li>indirect references</li> </ul>		
» via pointer		
» via array of pointers –	common in sparse	matrix computations
<ul> <li>false dependency</li> </ul>		
<ul> <li>» for some data values</li> <li>• compiler has to be c</li> </ul>		exist but it is rare
School of Computing University of Utah	18	<b>CS6810</b>











	Superblocks		
• 1	<b>'race-like idea</b>		
	<ul> <li>but single entry multiplication</li> </ul>	ole exit	
	» code motion now on	y moves across exit	
	» on exit any moved a must be compensat		controlled code
	<ul> <li>tail duplication</li> </ul>		
	» handles any remaini	ng body loops	
	» and compensates for the "should have been" code		
U	School of Computing University of Utah	22	<b>CS6810</b>











<b>Concluding Remarks</b>		
<ul> <li>At this point we've exp</li> </ul>	olored 2 multiple	issue domains
<ul> <li>superscalar and VLIW</li> </ul>	-	
» there is some overla		
<ul> <li>e.g. what's the difference</li> <li>pure n-wide VLIW?</li> </ul>	erence between n-issue	static superscalar and
- A: almost nothing	I	
» take home		
• if minimum energy i		
- let the compiler of		
- the HW just follow		
<ul> <li>if performance could be a state of the second second</li></ul>		
	isms will be required on how far you go	
	ssible to use a lot more ene	rgy for little performance
<ul> <li>what you should ca</li> </ul>	re about	
- εδ product		
<ul> <li>It's one good way</li> </ul>	/ to decide on design quality	1
– add in frequ	ency and you get power	
School of Computing University of Utah	28	CS6810