













• R	ROB complicates ID significantly	
	 operand fetch now has two sources 	
	 register file or ROB field hence an additional mux is required 	
	 rename takes some time 	
	» structural issue requirements will help mitigate the performance penalty	
• 8	Bottom line	
	 ID will no longer be a single cycle stage 	
·F	or register poor ISA's like x86	
	 ROB slots effectively provides a renamed register » actually it's not the right choice • Why? 	pool
	 remember the front-end back-end x86 thing 	



EX Stages XU's			
• Typical separation of X	(U's		
 ALU (int +/-, shift, logic 	al (AND, OR, XOR,	NOT)	
int-multiply			
int-divide			
 FP ops can be 32 or 64 	-bit (typically impl	ement 64-bit)	
» FP-add-sub			
» FP-multiply			
» FP-divide or FP-invert	t (1/x)		
 Pr-sqrt or Fr-isqrt Overlaps 			
Branch and Mem ops of the second s	an be handled wit	h an ALU	
 int mul or div can be h 	andled by the FP e	quivalent	
» a common choice is • why?	to have a int-mul but	not an int-div	
 actual choice influenc 	es structural issue	rules	
School of Computing	10	CS6810	
University of Utah			



Structural Issue Rules			
Clearly vary by machine	8		
• Example for a 6 issue n	nachine		
• 2 ALU or 1 ALU and 1	int-Mul		
 1 Branch 			
 1 FP Mul or Divide 			
 1 FP Add or Sub 			
• 1 Mem			
• Why does this make se	nse?		
 Look at instruction fre 	quency and comm	on effort	
» Branch average abou	t every 6 instruction	is so need that	
» LD + ST about every	6 as well		
» seldom need FP Mul a	& Divide on same cy	cle	
» FP Add/Sub share exp	ponent normalization	1	
» Int-Divide is done on	the FP-Div unit		
School of Computing University of Utah	12	CS6810	









ource: John	Shalf		
	Traditional Core	Throughput Core	
uArch	Out of Order	In Order	
Size	50	10	mm^2
Power	37.5	6.25	w
Freq	4	4	GHz
Threads	2	4	
Single Thread	-1	0.3	Relative Performance
Vector	4 (128-bit)	16 (512-bit)	
Peak Throughput	32	128	GFLOPS
Area Capacity	0.6	13	GFLOPS/mm
Power Capacity	0.9	20	GFLOPS/W

Scol	reboarding	
 Introduced by Seymour 4 FPUs, 5 MMUs, 7 lus 	Cray in the CD	C 6600 circa 1964
 centralized control know 	ows all	
 RISC like instruction s 	et	
» 60% performance gai	n from dynamic re	ordering
» inflated cost by 60% · » not a chip • so chip heat and cod	- good thing at \$1.2 bling was for the room	2M n not the chip
• Later MIPS, IBM, & HP	bring it back in	single chip guise
 later changed to more wire phenomenon 	decentralized ap	proach due to long
 Alpha was the last to c short lived 	convert to dynam	ic issue but was
 DEC dies and intel bu • and then squashes i 	lys the part that is t	Alpha
School of Computing	49	C86940
W University of Utah	18	630810











New Pipeline Model			
• Fetch			
 in order into instructio 	n queue		
• Dispatch			
 in-order into an available 	ole reservation sta	tion	
• Issue			
 happens when a res. s » instruction packet go 	tation slot gets al les into Execute	of it's operands	
• Mem & WB are concurr	ent		
 makes sense since on anyway 	ly LD & ST use the	MEM stage	
 WB goes to waiting readers memory 	servation stations	, registers, or	
• Key point			
 in-order fetch and disp 	atch		
 out of order completion 	n and issue		
School of Computing	24	CS6810	
University of Utah			











