| ILP Basics \& Branch Prediction |  |  |
| :--- | :--- | :--- |
| Today's topics: <br> Compiler hazard mitigation <br> loop unrolling <br> sw pipelining <br> Branch Prediction |  |  |


| ILP |  |
| :---: | :---: |
| - Parallelism $\rightarrow$ independent enough <br> - e.g. avoid stalls <br> " control - correctly predict decision <br> - or use branch delay slots via proper scheduling <br> " data - forwarding or instruction scheduling <br> " structural - duplicate resources <br> - or avoid conflict via scheduling <br> - hmm - scheduling looks like the key <br> - What schedules? <br> - compiler <br> " knows pipeline and latencies <br> " and source code <br> - note: programmers can help by writing clean code <br> " can't know some run time status however <br> - e.g. how data dependent conditions resolve <br> - HW <br> " needs to pitch in where the compiler can't |  |
| (U) School of Computing 2 | CS6810 |




| Loop Unrolling $\Rightarrow$ Bigger Basic Block |
| :---: |
| - Basic idea <br> - take $n$ loop bodies and catentate them <br> " can't use the same target registers or Wax stalls are a problem <br> - Increased register pressure limits value of $\mathbf{n}$ <br> " adjust termination code <br> " adjust offset values <br> - only possible if value is immediate or a known constant in a register <br> - Next idea <br> - schedule instructions to avoid existing stalls <br> " a common case is shuffie rather than catenate |
| (U) School of Computing  CS6810 |


| 4x Unroll |  |
| :---: | :---: |
| Loop: L.D F0, 0(R1) <br>  ADD.D F4, F0, F2 <br>  S.D F4, 0(R1) <br>  L.D F6, -8(R1) <br>  ADD.D F8, F6, F2 <br>  S.D F8, -8(R1) <br>  L.D F10,-16(R1) <br>  ADD.D F12, F10, F2 <br>  S.D F12, -16(R1) <br>  L.D F14, -24(R1) <br>  ADD.D F16, F14, F2 <br>  S.D F16, -24(R1) <br>  DADDUI R1, R1, \#-32 <br>  BNE R1,R2, Loop |  |
| Simple Unroll: 12 work instructions, 2 overhead instructions How many cycles per loop? |  |
| (U) School of Computing University of Utah $\quad 6$ | CS6810 |



| - Similar to loop unrolling but shuffle first |
| :---: | :---: |
| " often referred to as symbolic loop unrolling |
| " register/name management can be tricky |
| " but same idea - create a single loop body |
| " add this to an already unrolled loop |
| wide-word |



## Dependency Tactic Synopsis

- Consider when scheduling and unrolling
- data/RAW
" unrolling can provide more independent instructions
- up to register availability limit
" schedule to remove RAW stalls
" name/Wax
" rename to use different target registers
" removes WAx stalls
- control
" the tricky part: scheduling across branches
- simple in this example since there were no loop carried
dependencies
- easy when iteration count and offset values are known constants
" much harder when things aren't vector ops

| (U) School of Computing | 10 | CS6810 |
| :--- | :--- | :--- |

## Loop Carried Dependence

## - Consider

for ( $\mathrm{i}=1 ; \mathrm{i}<=1000 ; \mathrm{i}+\mathrm{t}$ ) \{
$\mathrm{A}[\mathrm{i}+1]=\mathrm{A}[\mathrm{i}]+\mathrm{C}[\mathrm{i}] ; \quad \quad^{*} \mathrm{~S} 1^{*} /$
$\mathrm{B}[\mathrm{i}+1]=\mathrm{B}[\mathrm{i}]+\mathrm{A}[\mathrm{i}+1] ;\} \quad I^{*} \mathrm{~S} 2^{*} I$

- S1 depends on an earler instance of S1
" same with $\mathbf{S 2}$
$" \rightarrow$ now order matters unlike the vector-scalar add example
- In general there are lots of loop carried dependencies
- large variety of types
" some have work arounds and some don't
" save these issues for a bit later
- since branches come into play
- Hence - take on branch prediction next
- filling the branch delay slots helps but correct prediction is even better
" speculation

(U) | School of Computing |
| :--- |
| University of Utah |$\quad 12 \quad$ CS6810

## Branch Prediction

- Simple Idea
- let history predict the future
- can be simple - Baskett bit idea
" arbitrarily complex if you want to be accurate
- Static prediction
- compiler can help
" predict taken (loop bias) has 34\% error for SPEC
- wide range depending on app however
" profile code to get better probability
- average mispredict improves to $\mathbf{9 \%}$
- good enough?
ty for blowing it - probably not
- actual mispredict varies from $5 \%-22 \%$ for the SPEC benchmarks
- REMEMBER - benchmarks are not real apps
so reality is likely worse
- Enter dynamic prediction
- track actual history in the HW and use as a prediction base
$\begin{array}{lll}\text { (U) } \begin{array}{l}\text { School of Computing } \\ \text { University of Utah }\end{array} & 13 & \text { CS6810 }\end{array}$


## Baskett Bit Expanded

- Bimodal 1-bit entry in BHT (Branch History Table)

- Problem
- for loops - 2 mispredictions per loop " exit is always a surprise
" unless loop count is static
- common in DSP's so HW exists for this
- not common enough in GP CPU's so need something better
- high order bit alias problem (how likely is the problem?)
- how many bits above and below the 10 shown?

School of Computing
University of Utah
CS6810

## Is Bigger Better

- 2 options
- more than 2 bit predictor
" studies show that this isn't a win
- more entries in the BHT
" 4K good enough for SPEC89
" a bit more needed for real codes or more modern bedes or mo
- lower instruction locality
" bigger BHT
- reduces alias problem $\quad \substack{\text { specas } \\ \text { bonmmaxase }}$
" experiment to find the sweet spot
- Note
" integer codes are a bigger problem
- reality is even a bit worse than BM's

School of Computing
School of Computin
University of Utah

|  |  |
| :---: | :---: |
| dasue |  |
| spice | -9\% |
| ${ }_{\text {ppope }}$ | ${ }_{9 \%}$ |
| ${ }_{\text {gct }}$ |  |
| moso | $\pm-\operatorname{lic}_{5 \%}^{5 \%}$ |
| menton |  |
|  | ${ }^{108}$ |
|  |  |
|  | .-menemexy mbseedicons |
|  | CS6810 |

## Correlating Predictors

- As ILP and Issue width goes up
- need to predict over multiple branches " trace scheduling and trace caches come into play
- Fortunately branches exist in a context
" e.g. if ( $a==2$ ) $a a=0$;
if $(b b==2) b b=0$;
if (aa!-bb) $\{\ldots\}$
" if first $\mathbf{2}$ fail then $3^{\text {rd }}$ will be taken
- dumb code for sure but simple example of correlation " non-correlating predictor will never capture this behavior
- 2-Ievel correlating predictors
- take global information
" what happened over some previous set of branches
- if set has $\mathbf{m}$ members then it's an m-bit vector
- HW is a simple shift register
- ( $m, n$ ) predictor
" m bits of global, and n-bit predictor
(U) School of Computing 17 Cs6810
School of Computi
17


## (m,n) Predictor Problem

- Assume
- m=10, $n=2$
- and branch ID is 10 bits
- If we use all 20 bits
- need a $4 \mathrm{M} \times 2$-bit $=1 \mathrm{MB}$ BHT
- TOO EXPENSIVE
- What should we do?
U) School of Computing

University of Utah
18
Cs6810

## ( $m, n$ ) Predictor Problem

- Assume
- m=10, $n=2$
- and branch ID is 10 bits
- If we use all 20 bits
- need a 4M x 2-bit = 1 MB BHT
- TOO EXPENSIVE
- What should we do?
" hash the $\mathbf{2 0}$ bits into something smaller
- XOR is a good hash function " cheap and fast


## (10,2) Global Predictor (Gshare)




## Which is Better?

- Simple bi-modal $(0,2)$ is the worst
- both Gshare and Gselect are an improvement
- Gshare is better than Gselect for table sizes > $\mathbf{2 5 6}$ bytes
- But neither work all the time
- How can we fix this?

|  |  |  |
| :--- | :--- | :--- |
|  |  |  |
|  |  |  |
|  |  |  |
|  |  |  |
| UJ) School of Computing University of Utah | 23 | CS6810 |



## Which is Better?

- Simple bi-modal $(0,2)$ is the worst
- both Gshare and Gselect are an improvement
- Gshare is better than Gselect for table sizes > $\mathbf{2 5 6}$ bytes
- But neither work all the time
- How can we fix this?
- track both and see which one would have worked best " use a 2-bit saturating counter for this prediction as well
- result is a predictor predictor
" since it sounds bogus it's called a predictor selector
" book calls it a tournament predictor
- competition between local vs. global predictor
- competition between local vs. global predic
" see Scott McFarling's $\mathbf{1 9 9 3}$ paper if you want it from the source
- link to .pdf is on the class web page
- note renaming - original name "Combining Predictors"

School of Computing
University of Utah

| Tournament Predictor |  |
| :---: | :---: |
| - Basic idea <br> - TP is table of 2-bit counters " decoded into taken/not-taken <br> - e.g. high order bit is the MUX select line |  |
|  |  |
| U) School of Computing University of Utah | CS6810 |



Page 7

