























	to su	pport	full forward	ding in the M	IPS
Source Pipe Reg.	Opcode of Source Inst.	Dest. Pipe Reg	Opcode of Dest. Inst.	Destination of forwarded result	Compare if EQ then forward
EX/MEM	Reg-Reg ALU	ID/EX	Reg-Reg ALU ALU-imm, LD, ST, branch	Top ALU input	Rd(EX/MEM.IR <sub>1620</sub> ) = Rs1(ID/EX.IR <sub>610</sub> )
EX/MEM	Reg-Reg ALU	ID/EX	Reg-Reg ALU	Bottom ALU input	Rd(EX/MEM.IR <sub>1620</sub> ) = Rs2(ID/EX.IR <sub>1115</sub> )
MEWWB	Reg-Reg ALU	ID/EX	Reg-Reg ALU ALU-imm, LD, ST, branch	Top ALU input	Rd(MEM/WB.IR <sub>1620</sub> ) = Rs1(ID/EX.IR <sub>610</sub> )
MEWWB	Reg-Reg ALU	ID/EX	Reg-Reg ALU	Bottom ALU input	Rd(MEM/WB.IR <sub>1620</sub> ) = Rs2(ID/EX.IR <sub>610</sub> )

Source Pipe Reg.	Opcode of Source Inst.	Dest. Pipe Reg	Opcode of Dest. Inst.	Destination of forwarded result	Compare if EQ then forward
ex/Mem	ALU Immediate	ID/EX	Reg-Reg ALU ALU-imm, LD, ST, branch	Top ALU input	Rd(EX/MEM.IR <sub>1115</sub> ) = Rs1(ID/EX.IR <sub>610</sub> )
ex/Mem	ALU Immediate	ID/EX	Reg-Reg ALU	Bottom ALU input	Rd(EX/MEM.IR <sub>1115</sub> ) = Rs2(ID/EX.IR <sub>1115</sub> )
MEM/WB	ALU Immediate	ID/EX	Reg-Reg ALU ALU-imm, LD, ST, branch	Top ALU input	Rd(MEM/WB.IR <sub>11.,15</sub> ) = Rs1(ID/EX.IR <sub>6.,10</sub> )
MEM/WB	ALU Immediate	ID/EX	Reg-Reg ALU	Bottom ALU input	Rd(MEM/WB.IR <sub>1115</sub> ) = Rs2(ID/EX.IR <sub>1115</sub> )

Source Pipe Reg.	Opcode of Source Inst.	Dest. Pipe Reg	Opcode of Dest. Inst.	Destination of forwarded result	Compare if EQ then forward
MEM/WB	Load	ID/EX	Reg-Reg ALU ALU-imm, LD, ST, branch	Top ALU input	Rd(MEM/WB.IR <sub>1115</sub> ) = Rs1(ID/EX.IR <sub>610</sub> )
MEM/WB	Load	ID/EX	Reg-Reg ALU	Bottom ALU input	Rd(MEM/WB.IR <sub>1115</sub> ) = Rs2(ID/EX.IR <sub>1115</sub> )











		Direction	Danth	
Pipeline Sp	beedup = $\frac{1}{1 + B}$	ranch Frequenc	e Depth cy × Branch Pe	enalty
Scheduling Scheme	Branch Penalty	Effective CPI	Pipeline Speedup over Non- piped Version	Pipeline Speedup over Stall Pip on Branch Scheme
Stall pipeline	3	1.42	3.5	1.0
Predict Taken	1	1.14	4.4	1.26
Predict Not Taken	1	1.09	4.5	1.29
Delayed Branch	0.5	1.07	4.6	1.31



Exc. Type	Synchronous - Asynch.	Requested - Coerced	mask - non-mask	within - between	resume - terminate
I/O Device Req.	Asynch	Coerced	Non-maskable	Between	Resume
invoke OS svc.	Synch	User Requested	Non-maskable	Between	Resume
Trace/Bkpoint	Synch	User Requested	Maskable	Between	Resume
Arith. exception	Synch.	Coerced	Maskable	Within	Resume
Page Fault	Synch.	Coerced	Non-maskable	Within	Resume
Misaligned addr.	Synch	Coerced	Maskable	Within	Resume
Mem. prot. viola- tion	Synch	Coerced	Non-maskable	Within	Resume
Undefined Inst.	Synch.	Coerced - ???	Non-maskable	Within	Terminate - ???
HW error	Asynch.	Coerced	Non-maskable	Within	Terminate
Power Failure	Asynch	Coerced	Non-maskable	Within	Terminate







	Latency & Repeat Interval						
• Lat	ency – number of	cycles to genera	te value				
- * *	w/ forwarding defin Intervening instruc	ed in your text to be tions	e the number of				
	nence 0 means nex	t instruction can co	onsume the result				
• Rep	eat/Initiation int	erval					
• Exa	» defined in cycles	- 1 means next cycle	r this type of				
	XU	Latency	Initiation Interval				
	Inteter ALU	0	1				
	Loads	1	1				
	FP +/-	3	1				
	FP/Int Mult	6	1				
	FP/Int Div/SQRT	24	24 (why?)				
W Sci Un	hool of Computing Iversity of Utah	32	<b>CS6810</b>				





