











How real was that?		Control	vs. Data Exa	ample
Depends	• Look	<b>at a few typic</b>	al components	
<ul> <li>real for simple architectures</li> <li>woefully over simplified for higher performance architectures</li> </ul>	Г	Componet	Data	Control
<ul> <li>not optimized</li> <li>» 2 ALU's</li> </ul>	м	emory	Address <sub>i</sub> , Data <sub>o</sub> , Data <sub>i</sub>	RAS, CAS, R/W, Out <sub>en</sub>
IF and EX – but ALU's are cheap so who cares?     Warvard architecture	C	ounter	Data <sub>o</sub> , Data <sub>i,</sub> Carry <sub>o</sub> , Carry <sub>i</sub>	Ct <sub>en</sub> , clear, up, down, Ld <sub>en</sub> , Out <sub>en</sub>
<ul> <li>separate instruction and data memories</li> </ul>	Т	ri-state buffers	Data <sub>o</sub> , Data <sub>i</sub>	Out <sub>en</sub>
- typical at L1 - but unified below that	R	egister	Data <sub>o</sub> , Data <sub>i</sub>	Ld <sub>en</sub> , Out <sub>en</sub>
<ul> <li>&gt; ox requency for nve stages</li> <li>• slowed down by inter-stage register overhea</li> </ul>	A	LU	LDatai, RDatai, Data <sub>o</sub> , Carry <sub>o</sub> , Carry <sub>i</sub>	OP
<ul> <li>Data-path is only part of the architecture</li> </ul>	Μ	ux	Many-Data <sub>i,</sub> Data <sub>o</sub>	Select
<ul> <li>largest bit in terms of area</li> </ul>	D	eMux	Many-Data <sub>o</sub> , Data <sub>i</sub>	Select
<ul> <li>easiest bit in terms of getting it right</li> </ul>	1	cycle Barrel Shifter	Data <sub>o</sub> , Data <sub>i</sub>	Shift Amount
<ul> <li>control path</li> <li>» FSM or microcode or both?</li> </ul>	Seq	uential/Combinationa	i i	clock oriented
School of Computing University of Utah 9 CS6810		ool of Computing rersity of Utah	10	<b>CS68</b>















Hazards	<b>&amp; Dependencies</b>	
Consider a pair of ins	structions	
• R5 = R2 + R3; R3 = R	R5 + R6	
» write back of R5 h	appens in stage 5	
» R5 value needed by	y stage 3	
» OOPS		
Enter bypass and sta	lis	
<ul> <li>value actually know</li> </ul>	n at end of stage 3	
• used on next cycle i	in stage 3	
<ul> <li>send/bypass value to</li> </ul>	o stage 4 and to beginning of s	tage 3
» more logic and mo	ore control	-
• add mux delay →	catch-22	
» dependencies mus	st be checked	
<ul> <li>time cash registe</li> </ul>	er goes KA-CHING	
- impact on poer o	ata anu controi pauls	
School of Computing		



tom hibenne srafle helshecrise			
Stage	PC Unit	Memory	Data Path
IF	PC < PC + 4	IR < Mem[PC]	
ID	PC1 < PC	IR1 <ir< td=""><td>A &lt; Rs1; B<rs2< td=""></rs2<></td></ir<>	A < Rs1; B <rs2< td=""></rs2<>
			or ALUout <- A op B or ALUout <- A op (IR116) <sup>16</sup> ## IR116.31 or ALUout <- PC1 + (IR116) <sup>16</sup> ## IR116.3 or cond < (R\$1 op 0); SMDR < B
MEM	if (cond) then PC < ALUout	LMDR < MEM[DMAR] or MEM[DMAR] < SMDR	ALUout1 < ALUout
WB			Rd < ALUout1 or Rd < LMDR

Stage	ALU instruction	Load or Store	Branch
IF	IR < MEM[PC]; PC < PC+4	IR < MEM[PC]; PC < PC+4	IR < MEM[PC]; PC < PC+4
ID	A <rs1; b<rs2;="" pc1<pc;<br="">IR1<ir< td=""><td>A<rs1; b<rs2;="" pc1<pc;<br="">IR1<ir< td=""><td>A<rs1; b<rs2;="" pc1<p0<br="">IR1<ir< td=""></ir<></rs1;></td></ir<></rs1;></td></ir<></rs1;>	A <rs1; b<rs2;="" pc1<pc;<br="">IR1<ir< td=""><td>A<rs1; b<rs2;="" pc1<p0<br="">IR1<ir< td=""></ir<></rs1;></td></ir<></rs1;>	A <rs1; b<rs2;="" pc1<p0<br="">IR1<ir< td=""></ir<></rs1;>
EX	ALUout < A op B or ALUout <a (ir1<sub="" op="">16)<sup>16</sup> ## IR1<sub>16_31</sub></a>	DMAR <a+(ir1<sub>16)<sup>16</sup> ## IR1<sub>16.,31</sub>: SMDR &lt; B {if it's a store}</a+(ir1<sub>	ALUout < PC1+(IR1 <sub>16</sub> ) <sup>16</sup> # IR1 <sub>16.31</sub> cond <- Rs1 op 0
MEM	ALUout1 < ALUout	LMDR < MEM[DMAR] or MEM[DMAR] < SMDR	if (cond) then PC <aluout< td=""></aluout<>
WB	Rd < ALUout1	RD < LMDR {if it's a load}	
	<ul><li>note potential stag</li><li>note pre-decode (st</li></ul>	e holes where nothing ages 1 & 2) - same foi	g much happens r all

Haza	rds & Stalls	i
• Extra resources mitiga	ate	
• data → bypass logic		
🔹 structural 🗲 duplicat	e resources	
<ul> <li>control -&gt; predict and</li> </ul>	i speculate	
• When it fails		
- stall		
» ideal pipeline speed	up compromised	
<ul> <li>More realistic scenario</li> </ul>	D	
<ul> <li>not all stages are nec</li> </ul>	essary for every in	struction
» implementation incr	eases control path co	omplexity









