



| Instruction Characteristics                                 |                      |                |  |  |
|---|----------------------|----------------|--|--|
| • Simple operation  |                      |                |  |  |
| • op-code   |                      |                |  |  |
| <ul> <li>Operand addressing</li> </ul>                      |                      |                |  |  |
| <ul> <li>explicit – source addr</li> </ul>                  | ess is explicit      |                |  |  |
| <ul> <li>Implicit – source addr<br/>architecture</li> </ul> | ess implied by the   | op code or     |  |  |
| Address target  |                      |                |  |  |
| • memory (CISC) vs. red                                     | aister (RISC)        |                |  |  |
| <ul> <li>RISC exception: load</li> </ul>                    | and store. lumps a   | nd calls       |  |  |
| # of operands - 0 1 2                                       | 3                    |                |  |  |
|   |                      | uch recult     |  |  |
| - 0 - stack machine: p                                      | op 0, 1, 0r 2 then p | uan reaut      |  |  |
| • 1 - single accumulat                                      | or: acc 	 acc UP a   | laaress target |  |  |
| · 2 → GPR machine: R[I                                      | RSU] ← R[RSU] OP     | R[RS1]         |  |  |
| • 3 → GPR machine: R[I                                      | RS0] ← R[RS1] OP     | R[RS2]         |  |  |
| School of Computing   |                      |                |  |  |
| University of Utah  | 3                    | CS6810         |  |  |





| Classifying ISA's                                    |  |     |  |  |
|--|--|-----|--|--|
| Based on C<br>A                                      | PU internal storage options<br>ND operand-arity  |     |  |  |
| Operand Storage in CPU                               | Where are they other than memory   |     |  |  |
| Number of explicit operands<br>named per instruction | How many? Min, Max - maybe even average  |     |  |  |
| Addressing Modes                                     | How is the effective address for an operand cal<br>lated? Can all operands use any mode? | cu- |  |  |
| Operations   | What are the options for the opcode?   |     |  |  |
| Type and size of operands                            | How is typing done? How is the size specified  |     |  |  |
| These choices critic                                 | cally affect - #instructions, CPI, a   | and |  |  |
|  | cycie time   |     |  |  |

| Cons         | ider the class pro's  | s and con's   |
|--------------|---|---|
| Machine Type | Advantages  | Disadvantages   |
| Stack        | Simple effective address<br>Short instructions<br>Good code density<br>Simple I-decode                  | Lack of random access.<br>Efficient code is difficult to<br>generate.<br>Stack is often a bottleneck.                               |
| Accumulator  | Minimal internal state<br>Fast context switch<br>Short instructions<br>Simple I-decode                  | Very high memory traffic  |
| Register     | Lots of code generation<br>options.<br>Efficient code since compiler<br>has numerous useful<br>options. | Longer instructions.<br>Possibly complex effective<br>address generation.<br>Size and structure of registe<br>set has many options. |





| Things to note  |     |
|---|-----|
| Abbreviations   |     |
| IR – Instruction register                             |     |
| <ul> <li>MAR – memory address register</li> </ul>     |     |
| <ul> <li>MDR – memory data register</li> </ul>        |     |
| <ul> <li>ALU – arithmetic and logical unit</li> </ul> |     |
| Ridiculously simple example                           |     |
| <ul> <li>Ignores many critical issues</li> </ul>      |     |
| <ul> <li>Idea is to convey what gets built</li> </ul> |     |
| » and how to start thinking about an implementation   |     |
|   | No  |
|   | fin |
|   | Ia  |
| School of Computing                                   | -   |







| Stack Control (over simplified)   |   |        |  |  |  |
|---|---|--------|--|--|--|
| Loads   |   |        |  |  |  |
| Read Memory<br>Push   |   |        |  |  |  |
| Stores  |   |        |  |  |  |
| Enable Top to MBUS, Wr<br>Pop   | ite Memory  |        |  |  |  |
| ALU Op's<br>Load Top or Next<br>Pop or not                                  |   |        |  |  |  |
| Branch - just like an IF<br>Read Memory<br>Enable Memory to MIR<br>Load MIR | Branch - just like an IFetch but with PC as address source<br>Read Memory<br>Enable Memory to MIR<br>Load MIR |        |  |  |  |
| School of Computing<br>University of Utah                                   | 15  | CS6810 |  |  |  |



## **GPR Control**

| chool of Computing<br>niversity of Utah 17 CS6810   |
|---|
| register alti-op registers     possible auto-increment or decrement on one of them        |
| register pointer  |
| • immediate   |
| Effective memory address calculation  |
| - note minimum of 3 busses between the Register array and the $\ensuremath{\mathrm{ALU}}$ |
| <ul> <li>decide whether you want memory or a register for the right operand</li> </ul>    |
| <ul> <li>select Left operand and result register</li> </ul>                               |
| ALU OPs - whoa!   |
| Branch - same as all the rest   |
| Stores - just like accumulator but select Reg.  |
| Loads - just like accumulator but select Reg.   |

# **Text's classification for ISA types**

#### • (# of memory operands, Max ALU operands)

| # Memory Ops<br>per typical ALU<br>instruction | Max ALU<br>operands<br>allowed | Examples                                      |          |
|--|--------------------------------|---|----------|
| 0  | 2<br>3                         | IBM RT-PC<br>SPARC, MIPS, HP-PA, PowerPC,     | ALPHA    |
| 1  | 2<br>3                         | PDP-10, M6800, IBM 360, Intel 90<br>IBM 360RS | )x86     |
| 2  | 2<br>3                         | PDP-11, National 32x32, IBM 360<br>NEC S1     | ISS, VAX |
| 3  | 3                              | VAX - blech!                                  |          |
| s  | 3                              | VAX - Diech:                                  |          |
| School of Compu<br>University of Uta           | ting                           | 18  | CS681    |

| (0,3) Reg-Reg: Pro's and Con's  |                                   |                          |
|---|-----------------------------------|--------------------------|
| • Pure RISC   |                                   |                          |
| <ul> <li>only load and store g</li> </ul>   | o to memory                       |                          |
| • Advantages:   |                                   |                          |
| <ul> <li>simple fixed length in</li> </ul>  | istruction                        |                          |
| » simplifies decode   |                                   |                          |
| <ul> <li>simple code generati</li> </ul>  | on                                |                          |
| <ul> <li>simple cost model</li> </ul>   |                                   |                          |
| » since CPI for instru  | ctions will be known              |                          |
| <ul> <li>exception is load st</li> <li>and in today's high</li> <li>iffy</li> </ul> | tore<br>In frequency world some ( | things are a little more |
| • Disadvantages   |                                   |                          |
| <ul> <li>high IC → Imem foot</li> </ul>   | orint                             |                          |
| <ul> <li>some instructions do</li> </ul>  | n't need all of the l             | nstruction word bits     |
| » 🗲 mem footprint   |                                   |                          |
|   |                                   |                          |
| School of Computing<br>University of Utah   | 19                                | CS6810                   |









| <b>Processor</b> | <b>Alignment Che</b> | cks |
|------------------|----------------------|-----|
|------------------|----------------------|-----|

- Common convention
  - expect aligned data
  - · opcode determines what you load or store
  - » LDB byte; LDW word; etc.
  - NOTE:

» we're in 64-bit processor land now but we define word = 32b
 Hardware checks for valid byte address based on load or store type

- byte any address is legal
- half word address must have a low order bit = 0 else trap

25

- word addr must have 2 low order bits = 0 else trap
- double addr. must have 3 low order bits = 0 else trap

School of Computing University of Utah

**CS6810** 

## **Typical Address Modes I**

| Mode                          | Example Instruction | Meaning   | Use   |
|-------------------------------|---------------------|---|---|
| Register                      | Add R4, R3          | Regs[R4] <- Regs[R4] +<br>Regs[R3]                  | All RISC ALU operations                           |
| Immediate                     | Add R4, #3          | Regs[R4] <- Regs[R4] + 3                            | for small constants - prob-<br>lems?              |
| Displacement                  | Add R4, 100(R1)     | Regs[R4] <- Regs[R4] +<br>Mem[100 + Regs[R1]]       | accessing local variables                         |
| Register deferred or Indirect | Add R4, (R1)        | Regs[R4] <- Regs[R4} +<br>Mem[Regs[R1]]             | pointers  |
| Indexed                       | Add R3, (R1 + R2)   | Regs[R3] <- Regs [R3] +<br>Mem[Regs[R1] + Regs[R2]] | array access - R1 is the<br>base, R2 is the index |
| Direct or absolute            | Add R1, (1001)      | Regs[R1] <- Regs[R1] +<br>Mem[1001]                 | problems?   |
|                               |                     |   |   |
|                               |                     |   |   |

| Mode   | Example Instruction   | Meaning   | Use   |
|--|-----------------------|---|---|
| Memory Indirect or<br>Memory Deferred                                      | Add R1, @R3           | Regs[R1] <- Regs[R1] +<br>Mem[Mem[Regs[3]]]                           | If R3 holds a pointer<br>address, then result is the<br>full dereferenced pointer |
| Autoincrement<br>in this case post increment<br>note symmetry with autodec | Add R1, (R2) +        | Regs[R1] <- Regs[R1] +<br>Mem[Regs[R2]];<br>Regs[R2] <- Regs[R2] + d  | Array walks - if element of<br>size d is accessed then<br>pointer increments auto |
| Autodecrement<br>in this case predecrement                                 | Add R1, - (R2)        | Regs[R2] <- Regs[R2] - d;<br>Regs[R1] <- Regs[R1] +<br>Mem[Regs[R2]]; | array walks, with autoinc<br>useful for stack<br>implementation                   |
| Scaled   | Add R1, 100 (R2) [R3] | Regs[R1] <- Regs[R1] +<br>Mem[100 + Regs[R2] +<br>Regs[R3] * d]       | array access - may be<br>applied to indexed<br>addressing in some<br>machines     |















**CS6810** 

| DSP Address Modes  | Media and Signal Processing  |
|--|--|
| <ul> <li>Data is typically an infinite stream <ul> <li>hence model memory as a circular buffer</li> <li>register holds a pointer to current access</li> <li>2 registers hold start and end points</li> <li>auto increment/decrement + end detection</li> <li>modulo or circular mode</li> </ul> </li> <li>FFT is a common app. <ul> <li>butterfly or shuffle is the common access stride</li> <li>bit-reverse mode</li> <li>reverses n low order bits in the address</li> <li>n is a parameter since it varies with FFT step</li> </ul> </li> <li>Importance: 54 DSP codes on a TI C54x DSP proc. <ul> <li>Immediate, displacement, reg. indirect, direct = 70%</li> <li>auto inc/dec = 20%</li> <li>all other modes collectively = 10%</li> </ul> </li> </ul> | <ul> <li>New data types</li> <li>vertex <ul> <li>4 float vector: x, y, z, w</li> <li>pixel <ul> <li>4 byte sized int's: R, G, B, A (transparency)</li> </ul> </li> <li>New numeric types <ul> <li>fixed point numbers between -1 and 1</li> <li>all mantissa: fixed point between 0 and 1</li> </ul> </li> <li>New operations <ul> <li>inner product is very common</li> <li>% usage: b = ax + previous b</li> </ul> </li> </ul></li></ul> |
| University of Utah 35 CS6810   | School of Computing<br>University of Utah 36   |

# Page 9



