






Plan Preview						
• So far focus has bee	n on-chip					
 processors, caches 						
• and a bit of intercor	inect					
 brief look at paralle 	l processing on 1 or mor	e sockets				
 Note that many big a bound 	pplications are I/O or	memory				
Iast 3 lectures before	re the 2 nd midterm					
» DRAM – this one						
• 2 standards						
) — focus on this one — 64 bit slower (RAM — fast skinny bus	data bus				
 pace will be rapid 	d – high level understanding is	the goal				
» Disk and storage						
» non-volatile RAM (e.g. not disk)					
• goal is to give you a	high level understandin)g				
» details are way to	o complicated to cover in 1	.5 weeks				
School of Computing University of Utah	2	CS6810				

























































P	arameter	Description	
	tAL	added latency to column accesses for posted CAS	
	tBURST	data burst duration on the data bus	
	tCAS	interval between CAS and start of data return	
		column command delay - determined by internal burst	
	tCCD	timing	
	tCMD	time command is on bus from MC to device	
		column write delay, CAS write to write data on the bus	
	tCWD	from the MC	
		rolling temporal window for how long four banks can	
	tFAW	remain active	
	tOST	interval to switch ODT control from rank to rank	
	tRAS	row access command to data restore interval	
		interval between accesses to different rows in same bank	
	tRC	= tRAS+tRP	
	tRCD	interval between row access and data ready at sense amps	
	tRFC	interval between refresh and activation commands	
		interval for DRAM array to be precharged for another row	
	tRP	access	
		interval between two row activation commands to same	
	tRRD	DRAM device	
	tRTP	interval between a read and a precharge command	
	tRTRS	rank to rank switching time	
		write recovery time - interval between end of write data	
	tWR	burst and a precharge command	
		interval between end of write data burst and start of a	
	tWTR	column read command	


	MI		na	al	TIM	ing Equations	
A=row access	_			_			
R=col rd		Next A			Min. Timing tRC	Notes	
	A	A	s s	s d	tRC	plus tFAW for 5th RAS same rank	
W=col_wr	P	Ä	s	d	tRP	plus traw for 5th kas same rank	
P=precharge	Ē	Â	s	s	tRFC		
F=Refresh	Α	R	s	s	tRCD-tAL Max(tBURS	tAL=0 unless posted CAS	
s=same d=different	R	R	s	а	T, tCCD) tBURST+	tBURST of previous CAS, same rank	
a=any	R	R	d	а	tRTRS tCWD+ tBURST+	tBURST prev. CAS diff. rank	
	w	R	s	а	tWTR tCWD+tBU RST+tRTRS	tBURST prev CASW same rank	
	w	R	d	а	tCAS	tBURST prev CASW diff rank	
	Α	w	s	s	tRCD-tAL tCAS+tBUR		
	R	w	а	а	ST+tRTRS- tCWD Max(tBURS	tBURST prev. CAS any rank	
	w	w	s	а	T, tCCD) tBURST+tO	tBURST prev CASW same rank	
	w	w	d	а	ST	tBURST prev CASW diff rank	
	A	Р	s	s	tRAS tAL+tBURS T+ tRTP-		
	R	Ρ	S	S	tCCD tAL+tCWD + tBURST+tW	tBURST of previous CAS, same rank	
	w	Р	s	s	R	tBURST prev CASW same rank	
	F	F	s	a	tRFC	· · · · · · · · · · · · · · · · · · ·	
	Р	F	s	а	tRFC		
Universit	Comp	outi	ng			23	CS6810



















Sigr	nal Integrity	
• Increasingly limiting in s	hrinking processes	•
 gets even worse 		
» as speeds increase		
» as trace length increas		
 Multi-drop wires are a pr 		
 very difficult to achieve practice 	perfect transmission	line behavior in
 > Impedance changes wi • temperature • manufacturing variabi • L & C effects of the n • signal reflections 	llity	
 signal reflections result is signal distortio 	n	
 made worse by noise also a neighborhood p 		
 DRAM systems 		
 traces are long, and bro intra- and inter-device 	adcast is the norm	
School of Computing University of Utah	30	CS6810


























	endor c » keep	ng up es availa choice inside th ven though	e 64 ms i	refresh p	eriod	m mem	огу	
		Device Capacity			Row Size	Refresh		
Family	Vdd	Mb	# Banks	# Rows	kB	Count	t _{ec} ns	t _{eec} ns
DDR	2.5V	256	4	8192	1	8192	60	67
		512	4	8192	2	8192	55	70
	1.8V	256	4	8192	1	8192	55	75
DDR2		512	4	16384	1	8192	55	105
DDR2				46004	1	8192	54	127.5
DDR2		1024	8	16384	_			
DDR2			8 8	16384 32768	1	8192	~	197.5





DRAM chip type	DIMM Stick Type	Bus Clock Rate (MHz)	Memory Clock Rate (MHz)	Channel Bandwidth (GB/s)	non-ECC Channel Width	ECC Channel Width	Prefetch Buffer Width	Vdd	Read Latency Typical (bus cycles)	DIMM pins
DDR-200	PC-1600	100	100	1.6	64	72	2	2.5	2-3	184
DDR-266	PC-2100	133	133	2.133	64	72	2	2.5	2-3	184
DDR-333 DDR-400	PC-2700 PC3200	167 200	167 200	2.667 3.2	64 64	72 72	2 2	2.5 2.5	2-3 2-3	184 184
DDR2-400	PC2-3200	100	200	3.2	64	72	4	1.8	3-9	240
DDR2-533	PC2-4200	133	266	4.267	64	72	4	1.8	3-9	240
DDR2-667 DDR2-800	PC2-5300 PC2-6400	167 200	333 400	5.333 6.4	64 64	72 72	4 4	1.8 1.8	3-9 3-9	240 240
DDR2-800	PC2-6400	200	400		64		4	1.8	3-9	240
DDR3-800	PC3-6400	100	400	6.4	64	72	8	1.5	?	240
DDR3-1066	PC3-8500	133	533	8.53	64	72	8	1.5	?	240
DDR3-1333 DDR3-1600	PC3-10600 PC3-17000	167 200	667 1066	10.67 18.06	64 64	72 72	8 8	1.5 1.5	?	240 240
							-		·	

















Conclu	iding Remarl	ks
• Whirlwind tour – phew	1	
• Take homes		
 understand role of MC 	C, channel, rank, ba	nk, row & column
 large mat delay & bro 	adcast commands	
» MC role is to overla	p commands optimally	/
» best bandwidth → k	•	
» open and closed rov	•••••	ea
challenges for the fut		
» signal integrity limit » cpu pin count limits	-	
Multi-core and improve		ology
 only makes things water 	orse	
 more compute power » caches help and are 	e critical	pressure
» but they can't catch		
• power is and will con	tinue to de a tundai	mental constraint
School of Computing University of Utah	50	CS6810