

	Review	
Roadblocks to parallel	lism	
• wide issue & deep pip	<b>belines</b>	
» dynamic OOO issue		
<ul> <li>huge # of instruction</li> </ul>	ons on the fly	
• quadratic circuit co	omplexity to keep track of everythi	ng
- forwarding, KOB • power density kills	size, # of registers	
• performance still li	mited by ILP in the program	
» VLIW		
<ul> <li>compiler does mos</li> </ul>	t of the scheduling work	
• still huge # of instr	uctions on the fly	
<ul> <li>power density is st</li> <li>this will continue</li> </ul>	ill a problem	
• performance also l	imited by ILP	
Enhancing parallelism	-	
<ul> <li>multi- threads, cores,</li> </ul>	sockets	
» main game today		
» might be easier to b	uild than program	
School of Computing	2	C\$6810
Iniversity of Utah	2	030010







<b>Basic Vector Archite</b>	cture
• 2 parts	
• scalar unit	
» similar to a normal CPU	
• 000: NEC SX/5	
<ul> <li>VLIW: Fujitsu VPP5000</li> </ul>	
<ul> <li>vector unit</li> </ul>	
» multiple FU's (both int & float)	
<ul> <li>deeply pipelined for high clock frequencies</li> <li>perfection for EPUID</li> </ul>	8
<ul> <li>particularly true for FPO's         <ul> <li>primary focus for the scientific comp folks</li> </ul> </li> </ul>	
• 2 basic architecture types	
vector-register processors	
» early CDC machnes	
<ul> <li>memory-memory vector processors (vec</li> </ul>	tor RISC)
» everything since about 1980	
• CRAY 1, 2, XMP, YMP, C90, T90, SV1, X1	
<ul> <li>NEC SX/2-SX/8, Fujitsu VP200-VPP5000, Hi</li> <li>Convex C-1 through C-4</li> </ul>	tachi \$820 and \$8300
School of Computing	<b>CS6810</b>



Processor (year)	Vector clock rate (MHz)	Vector registers	Elements per register (64-bit elements)	Vector arithmetic units	Vector load-store units	Lanes
Cray-1 (1976)	80	8	64	6: FP add, FP multiply, FP reciprocal, integer add, logical, shift	1	1
Cray X-MP (1983) Cray Y-MP (1988)	118 166	8	64	8: FP add, FP multiply, FP reciprocal, integer add, 2 logical, shift, population count/parity	2 loads 1 store	1
Cray-2 (1985)	244	8	64	5: FP add, FP multiply, FP reciprocal/sqrt, integer add/shift/population count, logical	1	1
Fujitsu VP100/ VP200 (1982)	133	8–256	32-1024	3: FP or integer add/logical, multiply, divide	2	1 (VP100) 2 (VP200)
Hitachi S810/S820 (1983)	71	32	256	4: FP multiply-add, FP multiply/divide-add unit, 2 integer add/logical	3 loads 1 store	1 (S810) 2 (S820)
Convex C-1 (1985)	10	8	128	2: FP or integer multiply/divide, add/logical	1	1 (64 bit) 2 (32 bit)
NEC SX/2 (1985)	167	8 + 32	256	4: FP multiply/divide, FP add, integer add/ logical, shift	1	4
Cray C90 (1991) Cray T90 (1995)	240 460	8	128	8: FP add, FP multiply, FP reciprocal, integer add, 2 logical, shift, population count/parity	2 loads 1 store	2
NEC SX/5 (1998)	312	8 + 64	512	4: FP or integer add/shift, multiply, divide, logical	1	16

## VMIPS ISA Snippet 1

Instruction	Operands	Function
ADDV.D	V1,V2,V3	Add elements of V2 and V3, then put each result in V1.
ADDVS.D	V1,V2,F0	Add F0 to each element of V2, then put each result in V1.
SUBV.D	V1,V2,V3	Subtract elements of V3 from V2, then put each result in V1.
SUBVS.D	V1,V2,F0	Subtract F0 from elements of V2, then put each result in V1.
SUBSV.D	V1,F0,V2	Subtract elements of V2 from F0, then put each result in V1.
MULV.D	V1,V2,V3	Multiply elements of V2 and V3, then put each result in V1.
MULVS.D	V1,V2,F0	Multiply each element of V2 by F0, then put each result in V1.
DIVV.D	V1,V2,V3	Divide elements of V2 by V3, then put each result in V1.
DIVVS.D	V1,V2,F0	Divide elements of V2 by F0, then put each result in V1.
DIVSV.D	V1,F0,V2	Divide F0 by elements of V2, then put each result in V1.

9

School of Computing University of Utah

**CS6810** 

LV	V1,R1	Load vector register V1 from memory starting at address R1.
sv	R1,V1	Store vector register V1 into memory starting at address R1.
LVWS	V1,(R1,R2)	Load V1 from address at R1 with stride in R2, i.e., $R1+1 \times R2$ .
SVWS	(R1,R2),V1	Store V1 from address at R1 with stride in R2, i.e., R1+i × R2.
LVI	V1,(R1+V2)	Load V1 with vector whose elements are at R1+V2(i), i.e., V2 is an index.
SVI	(R1+V2),V1	Store V1 to vector whose elements are at R1+V2(i), i.e., V2 is an index.
CVI	V1,R1	Create an index vector by storing the values 0, $1 \times R1$ , $2 \times R1$ ,, $63 \times R1$ into V1
SV.D SVS.D	V1,V2 V1,F0	Compare the elements (EQ, NE, GT, LT, GE, LE) in V1 and V2. If condition is true, put a 1 in the corresponding bit vector; otherwise put 0. Put resulting bit vector in vector mask register (VM). The instruction SVS.D performs the same compare but using a scalar value as one operand.
POP	R1,VM	Count the 1s in the vector-mask register and store count in R1.
CVM		Set the vector-mask register to all 1s.
MTC1 MFC1	VLR,R1 R1,VLR	Move contents of R1 to the vector-length register. Move the contents of the vector-length register to R1.
MV TM MV FM	VM,FO FO,VM	Move contents of F0 to the vector-mask register. Move contents of vector-mask register to F0.

D	AXPY:	MIPS v	s. VMIPS
Loop: IC = 6 vs 600	L.D DADDIU L.D MUL.D L.D ADD.D S.D DADDIU DADDIU DSUBU BNEZ	F0,a R4,Rx,#512 F2,0(Rx) F2,F2,F0 F4,0(Ry) F4,F4,F2 0(Ry),F4 Rx,Rx,#8 Ry,Ry,#8 R20,R4,Rx R20,L00p	<pre>;load scalar a ;last address to load ;load X(i) ;a × X(i) ;load Y(i) ;a × X(i) + Y(i) ;store into Y(i) ;increment index to X ;increment index to Y ;compute bound ;check if done</pre>
Here is the	VMIPS code	for DAXPY.	
	L.D LV MULVS.D LV ADDV.D SV	F0,a V1,Rx V2,V1,F0 V3,Ry V4,V2,V3 Ry,V4	;load scalar a ;load vector X ;vector-scalar multiply ;load vector Y ;add ;store the result
School of Comp University of U	outing tah	11	<b>CS6810</b>

Performa	ance
Vector execution time	
<ul> <li>f(vector length, structural haz</li> </ul>	ards, data hazards)
» initiation rate: # of operands of	onsumed or produced per cycle
» multi-lane architecture	
<ul> <li>each vector lane can carry n v</li> </ul>	alues per cycle
<ul> <li>orten 2 or more</li> <li># vector lanes * lane width = i</li> </ul>	nitiation rate
<ul> <li>also dependent on pipeline fill</li> </ul>	and spill
<ul> <li>Convoys (made up term)</li> </ul>	-
<ul> <li>set of independent vector inst</li> </ul>	ructions
» similar to an EPIC VLIW bundl	8
• Chime	
time it takes to execute 1 con	voy
Start up time	•
<ul> <li>time it takes to load the vector</li> </ul>	r registers and fill the pipe
All contribute to execution tin	1e
School of Computing University of Utah	<b>C\$6810</b>



![](_page_6_Figure_1.jpeg)

![](_page_7_Figure_0.jpeg)

![](_page_7_Figure_1.jpeg)

![](_page_8_Figure_0.jpeg)

· conditional	S		
• also a pe	rformance ba	nrier	
• Solution si	nilar to the	normal CPU case	
• employ c	onditional ins	structions	
» predic	ation in EPIC		
» but bo	rrow mask ide	a from early SIMD machines	
• like	BILLIAC IV		
» execu	te the predicat	te on the vector	
• cre » thon d	ate a mask vect	or of the same length ration in masked fashion	
// uieii u	o the real oper		
L V	V1 Da	·load voctor A into V1	
LV	V1,Ra V2.Rb	;load vector A into V1 :load vector B	
LV LV L.D	V1,Ra V2,Rb F0,#0	;load vector A into V1 ;load vector B :load FP zero into FO	
LV LV L.D SNEVS.D	V1,Ra V2,Rb F0,#0 V1,F0	;load vector A into V1 ;load vector B ;load FP zero into FO ;sets VM(i) to 1 if V1(i)!=FO	
LV LV SNEVS.D SUBV.D	V1,Ra V2,Rb F0,#0 V1,F0 V1,V1,V2	;load vector A into V1 ;load vector B ;load FP zero into FO ;sets VM(i) to 1 if V1(i)!=FO ;subtract under vector mask	
LV LV SNEVS.D SUBV.D CVM	V1,Ra V2,Rb F0,#0 V1,F0 V1,V1,V2	;load vector A into V1 ;load vector B ;load FP zero into FO ;sets VM(i) to 1 if V1(i)!=FO ;subtract under vector mask ;set the vector mask to all 1s	

![](_page_9_Figure_0.jpeg)

![](_page_9_Figure_1.jpeg)

## **Vectorizing Compilers**

## Take advantage of data-parallelism

 not as easy as it seems but lots of success after years of effort (D. Kuck – UIUC, KAI → Portland group)

Benchmark name	Operations executed in vector mode, compiler-optimized	Operations executed in vector mode, hand-optimized	Speedup from hand optimization
BDNA	96.1%	97.2%	1.52
MG3D	95.1%	94.5%	1.00
FLO52	91.5%	88.7%	N/A
ARC3D	91.1%	92.0%	1.01
SPEC77	90.3%	90.4%	1.07
MDG	87.7%	94.2%	1.49
TRFD	69.8%	73.7%	1.67
DYFESM	68.8%	65.6%	N/A
ADM	42.9%	59.6%	3.60
OCEAN	42.8%	91.2%	3.92
TRACK	14.4%	54.6%	2.52
SPICE	11.5%	79.9%	4.06
QCD	4.2%	75.1%	2.15

![](_page_10_Figure_4.jpeg)

![](_page_11_Figure_0.jpeg)

![](_page_11_Picture_1.jpeg)

![](_page_12_Figure_0.jpeg)

![](_page_12_Picture_1.jpeg)

![](_page_13_Figure_0.jpeg)

![](_page_13_Figure_1.jpeg)

![](_page_14_Figure_0.jpeg)