





CC-NUMA for Large Systems		
• Bus clearly doesn't scale		
• so replace it with a scalable interconnect	ət 🛛	
• similar goals		
» shared memory and the same ease of use	e issues	
 similar problems 		
» coherence and consistency		
New problems		
Iose bus as the atomicity/"decider" point	£	
» need to replace it with something else • directory 		
 multi-path communication 		
» longer delays and potential network trans	saction reordering	
 main memory is now distributed – e.g. D 	SM	
» need to figure out where to look for the a	ppropriate copy	
 deadlock and livelock 		
» by product of interconnection network an environment	d distributed	
University of Utah 2	CS6810	




Memory Assist		
• 2 transaction types		
 directory vs. memory 		
» shared memory refer	ence 🗲 directory	
» non-shared local refe• easy to expand this		mory access external memory access
– again by page		
 Local vs. external refer 	ence main mem	ory access
 both go through the as 	sociated memory	controller
 remote accesses 		
» local remote memory	controller	
 for me or not 	ess "message" to the app	rendete controller
- If not send an acc > note strange coupling		ropnate controller
• unified memory but	•	
 both memory and int 	terconnect get involve	d
School of Computing		
University of Utah	4	CS6810











			VU possil about the	ble differences
Туре	SRC	DEST	Contents	Function
RdMiss	Local \$	Home Dir	P, A	Processor P has a read miss at address A, make P a sharer
WrMiss	Local \$	Home Dir	P, A	P write misses at A, make P exclusive owner
Invalidate	Home Dir	Remote \$	A	invaliidate A
Fetch	Home Dir	Remote \$	A	Fetch line A, change local state to shared
Fetch/Inv	Home Dir	Remote \$	A	Fetch line A, invalidate line A
Data Reply	Home Dir	Local \$	D	Here's the line you requested (Rd or Wr. Miss)
Data WrBk	Remote \$	Home Dir	A, D	Update main memory
















Scalability			
•	Performance		
	lots of coherence me » contention in interc • more on this later	essages connect causes additional delay	,
•	Meta-data (directory)	= directory size	
	 full map – 1 bit per sh % 64 P's and 64B line 8 directory bytes = % 256 P's = 50% OUCI % 1024 P's = 200% UN 	= 12.5% H!	
	 other options 		
	 » lots of sharers are i • keep small-num ID pointer to exter distributed linked too much delay 	y's nded list list	
	School of Computing University of Utah	14	CS6810


















 500 MHz CPU model lacks contention and occupancy effects » e.g. measured unloaded – hence best case » DSM has striking impact on communication load 			
C	Characteristic	CPU clocks <= 16 PE's	CPU clocks 17-64 PE's
C	Cache Hit	1	1
N	liss to Local Memory	85	85
R	temote Miss served by Home	125	150
	Remote Miss served by Remote \$ known as a 3-hop miss)	140	170








Lock Atomicity					
• Hardware					
seen in older machine	es like Cray XMP				
» lock registers					
	it located in one atomic p	lace			
- get there first a » bus lock lines in BS					
 bus lock lines in bo bus arbiter is the a 	-				
Memory location					
 must be shared 					
» same atomicity issu	ie as CC-DSM				
» what's the issue he	re?				
• Key					
hardware must provide the second s	de some atomicity s	upport			
» bus arbitration					
» directory & intercor	nnection network				
School of Computing University of Utah	24	C\$6810			












	Ticket Lock			
• 1	Fake a number			
	• each process reads lo	ock and gets next n	umber	
	» from a number servi	ing variable		
	» next requester inva	lidates you but you ha	ive your number	
	read the "now serving	y" variable		
	» normal reads so no » read your number the		number changes	
	• release			
	» update the now-serv	/ing number		
	» "fetch & increment"	,		
		ch & op hardware suppo	rt	
	 optimization 			
	» delay next read bas • your number and "	ed on difference betw now serving" variable	/een	
W	School of Computing University of Utah	30	CS6810	



E	Barrier's	
• The other useful synch	ronization	
 all participants must a 	arrive before any can leave	
 useful for phase exchange 	ange	
» internal and then up	date boundary values	
» exchange boundary	values	
• e.g. Ocean		
HW support		
 fetch and decrement 		
» n participating – initi , participant arrival –	alize barrier to n-1 - decrement barrier variable	
 » problem – every arriv • improvement – barr 	al invalidates all lines/	

