Caches	
Today's topics:	
Basics	
memory hierarchy	
locality	
cache models	
associative options	
calculating miss penalties	
some fundamental optimization	issues
School of Computing University of Utah	<b>CS6810</b>





Balancing Act	
• As always	
• performance vs. cost, capacity vs. latency,	
• on-die SRAM is expensive per bit	
» latency depends on size and organization » area – 6T/bit	
<ul> <li>» power – not so bad since only small portion acti</li> <li>DRAM</li> </ul>	ve/cycle
» latency is awful in cycles w/ GHz clock speeds » area = 1T + 1C/bit - lots of details later	
<ul> <li>Dealing w/ cache size latency</li> </ul>	
<ul> <li>deepen cache hierarchy</li> </ul>	
» small separate IL1\$ and DL1\$: minimize mem st	ructural stalls
» unified L2 reduces fragmentation problems	
» multicore introduces global L3	
• may not continue to be a good idea • everything runs out of steam at some point – key is what % of L1 misses hit in L2 (induction on Ln	& Ln+1)
School of Computing University of Utah 4	<b>CS6810</b>



Locality		
• 2 basic types		
• temporal		
» if you used this bloc	k then you will use it	again soon
• spatial		
» if you used this bloc	k you will use a near	by one soon
• Exploiting locality		
<ul> <li>match of application</li> </ul>	memory usage and	cache design
» if you match you wi	n – simple as that	•
<ul> <li>some codes are touc</li> </ul>	h once → fall throu	gh misses
» e.g. encrypt/decrypt	, encode/decode, (	media influence)
» here caches are a li	ability	
<ul> <li>you have to swing</li> </ul>	to miss	
- try L1 - miss? - 1	try L2 – miss? If you and up going to Di	
	n you end up going to b	NAM allyway
<ul> <li>» Seymour Cray didn'(</li> <li>• or even 2's completion</li> </ul>	t believe in caches or ment initially	DRAM
School of Computing	6	CS6810







ache block or line		
- also seed as 04D to a see		
<ul> <li>size varies – 64B is a col</li> </ul>	mmon choice	
» no reason why the bloc in the memory hierarch	k size can't be larger th 1y	e deeper you go
<ul> <li>cache lines typically the memory to cache trans</li> </ul>	he same size – reduces son sfer in line sized chunks	e complexity
• disk to memory transfe	er in page sized chunks	
main structures & a bu	nch of logic	
• data RAM – holds the ca	ched data	
<ul> <li>tag RAM – holds tag into</li> </ul>	rmation	
» same number or -entrie , entry = line for direct r	es" as gata kam nanned or fully associative	
<ul> <li>entry = set for set-asso</li> </ul>	ciative	
» width for set associativ	e a number of ways	
<ul> <li>» for each set of address</li> <li>• status tags present as</li> </ul>	tags well	
School of Computing	10	C\$6810
	In the memory hierarci • cache lines typically ti • memory to cache trans • disk to memory transfe main structures & a bu • data RAM – holds the car • tag RAM – holds tag info » same number of "entrie • entry = line for direct r • entry = set for set-asse » width for set associativ » for each set of address • status tags present as Bchool of Computing University of Utah	in the memory hierarchy • cache lines typically the same size - reduces som • memory to cache transfer in line sized chunks • disk to memory transfer in page sized chunks main structures & a bunch of logic • data RAM - holds the cached data • tag RAM - holds tag information » same number of "entries" as data RAM • entry = line for direct mapped or fully associative • entry = set for set-associative » width for set associative a number of ways » for each set of address tags • status tags present as well Bchool of Computing University of Utah

Block Id	lentifi	cation	
• Address			
Block a	Block address		Block
Тад		Index	offset
© 2007	7 Elsevier, Inc. All rights res	arved.	
<ul> <li>» held in tag ram</li> <li>» size is what's left over a</li> <li>• index</li> <li>» log<sub>2</sub>(number of data RA</li> <li>• block offset</li> <li>» says which byte, word, target register <ul> <li>• silly in a way – word or</li> <li>• appropriate byte or had</li> <li>» size = log<sub>2</sub>(line size)</li> </ul> </li> <li>• increase offset or index</li> </ul>	after inde M entries or half-we r doubles tr lf-word is ti <b>reduces</b>	x and block offs ord is to be move ansferred to registen used for the op tag size	et size ed to the ter
School of Computing University of Utah	11		<b>CS6810</b>









	Mi	ss Types	
• 3	3 C's (for now – a 4 <sup>th</sup> wi	ill show up later)	)
	<ul> <li>compulsory</li> </ul>		
	» 1 <sup>st</sup> access to a block	will always miss	
	» fix: prefetch if you ca	n	
	<ul> <li>capacity</li> </ul>		
	» if line that was previous reloaded	ously in the cache is	evicted and then
	» indication that worki	ng set size of app is	bigger than the cache
	» fix – bigger cache or	prefetch	
	<ul> <li>conflict</li> </ul>		
	» e.g. only need 2 lines	but they victimize e	ach other
	<ul> <li>how can you tell the – conflict misses de anywhere         </li> </ul>	e difference between ca on't exist in fully associativ	apacity and conflict miss? e cache since any line can be
	<ul> <li>run test on set-as fully associative the rest are confi touch – e.g. comp</li> </ul>	soc or direct mapped cach cache, intersection of miss lict misses after discountin pulsory misses	e and then on same capacity sets are capacity misses, g all misses that are first
W	School of Computing	16	<b>CS681</b> 0







<b>Hiding/Tolerating Miss Penalty</b>		
• 000 execution		
<ul> <li>combo of ILP and TLP</li> </ul>	<sup>,</sup> techniques	
<ul> <li>do as much as you ca</li> </ul>	n in between a loa	d and consumer
Non-blocking caches		
<ul> <li>first miss doesn't bloc</li> </ul>	k subsequent action	ons
<ul> <li>cache controller keep misses</li> </ul>	s track of multiple	outstanding
» MSHR's – miss statu	s handling registers &	& dynamic issue req'd
<ul> <li>Write buffers</li> </ul>		
<ul> <li>prioritize reads – hand idle</li> </ul>	lle writes when me	mory is otherwise
» opposite of Itanium	ALAT concept	
» reads must check w	rite buffer to get late	st result
<ul> <li>Prefetching (even if yo</li> </ul>	ou get it right)	
• too aggressive → incr	eased cache press	ure
• possible to increase of the second seco	conflict/capacity mi	isses
School of Computing University of Utah	20	<b>CS6</b> 810











