



















E	nter TLP	
• Again not a new idea		
 been around for > 10 y 	/ears	
» Tulisen – UW – 1995	publishes the SMT id	ea
» TERA MTA & IBM Pu	isar show up in late 🤅	90's – both MT
• Thread vs. Process con	nfusion	
• process runs in it's ov	vn virtual memory	space
» no shared memory	-	-
» lots of OS protection	& overhead	
» communicate via "m	essage like channels	s" – e.g. pipes in Unix
 threads 		
» share memory and tl	nerefore synchroniza	tion needed
 both are independent 	entities	
» with their own sets o	of registers and proc	ess state
 TLP difference 		
» multiple threads can same processor	run concurrently or	interleaved on the
» one at a time and co	ntext switch for proc	esses
School of Computing University of Utah	12	CS6 810

CPU	uArch	Fetch/	XU's	Clock	T's &	Power
		lssue/ Ex		(GHz)	area	(Watts)
Pent 4 Extreme	Spec. Dyn. Issue, deep pipe, 2way SMT	3/3/4	7 Int 1 FP	3.8	125M 122 mm ²	115
Athlon 64 FX-57	Spec. Dyn Issue	3/3/4	6 Int 3 FP	2.8	114M 115 mm ²	104
1 Core of Power5	Spec, Dyn. Issue, SMT	8/4/8	6 int 2 FP	1.9	200M 300 mm ²	80
Itanium 2	EPIC, mostly static sched	6/5/11	9 int 2 FP	1.6	592M 423 mm ²	130
Power5 is large die	s dual core – area size is due to 9 M	a, T's, powe IB L3 cach	er estimated e on chip	for single co	re	
School of Computing						C86940

