Digital Video Recorder
Eric Bowden, Matt Ricks, Irene Thompson
Presentation Roadmap

- Introduction & Motivation
- Logistics
- Design

What is a DVR?
Why make a DVR?
Implementation Overview
Specifications (Baseline and Extensions)
What is a Digital Video Recorder?

A video capture unit for live television signals

**Baseline Functionality**

Pause Live TV
- Never miss part of a show again due to interruptions

Rewind Live TV
- For up to 15 minutes of the broadcast

Fast Forward
- Allows the user to skip through selected portions of the buffered broadcast
Motivation

- Currently available DVRs charge a monthly subscription fee
- Non-trivially combines both hardware and software components
- Allows us to explore analog signal processing, analog-to-digital conversion, and digital storage
DVR Implementation

We will develop a PCI 2.2 compliant add-on card for use in consumer PCs running Windows XP.
Functional Specification

The baseline device must:

- Convert an analog, NTSC television signal (video/audio) into a digital signal
- Manipulate live television using pause, play, rewind and fast-forward
- Store, at minimum, 15 minutes of live television for recall using the aforementioned techniques
- The recalled audio/video data must be converted back into an NTSC composite signal
Extended Specification

Additional functionality, time permitting

- Commercial detection and eradication for recorded broadcasts
- Increased storage capacity
- User interface via remote control
- Embedded menus for navigation via a television
- Schedule recording a program for later viewing
Presentation Roadmap

- Introduction & Motivation
- Logistics
- Design
- Project Task Leads
- Project Schedule
- Bill of Materials
- Risks
Tasking

Matt Ricks: analog-to-digital encoding and decoding, hardware development
Irene Thompson: signal subsystem processing and software development
Eric Bowden: analog and digital integration and the software development for the PCI interface
<table>
<thead>
<tr>
<th>Task Description</th>
<th>Start Date</th>
<th>End Date</th>
<th>Milestone</th>
<th>External Tasks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Scoping Phase</td>
<td>Wed 4/19/06</td>
<td>Tue 5/2/06</td>
<td></td>
<td>Eric J. Bowden, Irene Thompson, Matt E. Ricks</td>
</tr>
<tr>
<td>Finalize Project Specification</td>
<td>Wed 4/19/06</td>
<td>Tue 5/2/06</td>
<td>Matt E. Ricks</td>
<td></td>
</tr>
<tr>
<td>Finalize Component Selection</td>
<td>Wed 4/19/06</td>
<td>Tue 4/25/06</td>
<td>Matt E. Ricks, Eric J. Bowden</td>
<td></td>
</tr>
<tr>
<td>Order Materials for First Sprint</td>
<td>Wed 4/19/06</td>
<td>Tue 5/2/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Hardware Design</td>
<td>Wed 5/3/06</td>
<td>Fri 6/2/06</td>
<td></td>
<td>Matt E. Ricks</td>
</tr>
<tr>
<td>Layout and Design PCI Board</td>
<td>Wed 5/3/06</td>
<td>Tue 5/9/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Fabricate PCI Board</td>
<td>Wed 5/10/06</td>
<td>Fri 5/19/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Prepare board verification code</td>
<td>Wed 5/3/06</td>
<td>Fri 6/2/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Milestone 1: Immediate encode and decode</td>
<td>Fri 6/2/06</td>
<td>Fri 6/2/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Kernel Software Design</td>
<td>Wed 5/3/06</td>
<td>Tue 8/8/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Research PCI Interfacing with OSR Online Training Kit</td>
<td>Wed 5/3/06</td>
<td>Tue 5/30/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Kernel Module Development</td>
<td>Wed 5/3/06</td>
<td>Tue 8/8/06</td>
<td>Eric J. Bowden</td>
<td></td>
</tr>
<tr>
<td>Finalize kernel-host API</td>
<td>Sun 7/2/06</td>
<td>Sun 7/2/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Host PC Software User Interface</td>
<td>Wed 4/19/06</td>
<td>Fri 8/11/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Research Java Media Framework</td>
<td>Wed 4/19/06</td>
<td>Tue 5/2/06</td>
<td>Irene Thompson</td>
<td></td>
</tr>
<tr>
<td>Implement Host-side GUI</td>
<td>Wed 5/3/06</td>
<td>Fri 8/23/06</td>
<td>Irene Thompson</td>
<td></td>
</tr>
<tr>
<td>Implement Host-side I/O</td>
<td>Mon 7/3/06</td>
<td>Fri 8/11/06</td>
<td>Irene Thompson, Eric J. Bowden</td>
<td></td>
</tr>
<tr>
<td>Microcontroller Software</td>
<td>Mon 6/5/06</td>
<td>Wed 9/13/06</td>
<td>Irene Thompson, Matt E. Ricks, Eric J. Bowden</td>
<td></td>
</tr>
<tr>
<td>Develop M2 (storage stub) code</td>
<td>Mon 6/5/06</td>
<td>Wed 7/5/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Milestone 2: Send data from card to PC for storage</td>
<td>Wed 7/5/06</td>
<td>Wed 7/5/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Develop M3 (receiver) code</td>
<td>Wed 7/5/06</td>
<td>Wed 7/26/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Milestone 3: Receive pre-stored data from PC to display</td>
<td>Wed 7/26/06</td>
<td>Wed 7/26/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Develop M4 (simultaneous scheduler) code</td>
<td>Wed 7/26/06</td>
<td>Wed 9/13/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Milestone 4: Simultaneous send and receive (Feature complete)</td>
<td>Wed 9/13/06</td>
<td>Wed 9/13/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Debug time</td>
<td>Wed 9/13/06</td>
<td>Wed 11/16/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>If not feature complete, use this time to address issues</td>
<td>Wed 9/13/06</td>
<td>Wed 11/15/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Extended functionality</td>
<td>Wed 11/15/06</td>
<td>Wed 12/13/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Develop extensions</td>
<td>Wed 11/15/06</td>
<td>Wed 12/13/06</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Milestone 5: Extended functionality features</td>
<td>Wed 12/13/06</td>
<td>Wed 12/13/06</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
## Bill of Materials

<table>
<thead>
<tr>
<th>Part</th>
<th>Manufacturer</th>
<th>Vendors</th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td>4&quot;x6&quot; 2 Layer PCB</td>
<td>PCB123.com</td>
<td>PCB123.com</td>
<td>$53</td>
</tr>
<tr>
<td>PIC16F870 Microcontroller</td>
<td>Microchip</td>
<td>Digikey, Mouser</td>
<td>$3</td>
</tr>
<tr>
<td>PCI 9054 Accelerator</td>
<td>PLX Technology</td>
<td>SemiconductorStore.com</td>
<td>$32</td>
</tr>
<tr>
<td>SAA6752HS Mpeg encoder</td>
<td>Philips</td>
<td>Digikey</td>
<td>$30</td>
</tr>
<tr>
<td>ADV7180 Video Decoder</td>
<td>Analog devices</td>
<td></td>
<td>$5</td>
</tr>
<tr>
<td>ADV7170 Video Encoder</td>
<td>Analog devices</td>
<td></td>
<td>$5</td>
</tr>
<tr>
<td><strong>Total Cost</strong></td>
<td></td>
<td></td>
<td><strong>$128</strong></td>
</tr>
</tbody>
</table>
Risks

- Speed, not being able to store live video faster than we receive it.
- Kernel Module, difficulty factor unknown
- Needing to manufacture multiple PCI boards (unsoldering pins)
- Traces not lining up nicely = Multi-layer board
- Commercial Detection
- Compression backlog (Frame dropping)
  - Different chip or Different compression codec
Presentation Roadmap

- Introduction & Motivation
- Logistics
- Design
- Hardware Design and Interfacing
- PCI Bus Considerations
- Software Design and Interfacing
Project Design

Hardware Design
- Hardware block diagram
- I2C Bus
- NTSC Video notes
- MPEG Compression
- Microcontroller
- Remixing
DVR PCI Card Block Diagram
I²C Bus

- I²C Bus = Inter-IC bus
- 2 wire bi-directional bus
- Originally designed for TV
- Supported by most video IC’s
Video Signal Decoding

- Tuner (what channel?) 6MHz apart
- Audio/Video filter
- Audio and Video ADC
- Chrominance and Luminance
- Horizontal and Vertical Sync
- Noise Filter
- Video Amplifier
Analog Video Signal

30 Frames per second (60 Hz)
525 lines per frame (15 kHz)
Pixel Frequency = 12.5 MHz
Video Signal Detail Diagram
Video Compression

- JPEG
- H.261
- MPEG
What is MPEG

- Moving Pictures Experts Group
- Supports JPEG and H.261 through downward compatibility
- Supports higher Chrominance resolution and pixel resolution (720x480 is standard used for TV signals)
- Supports interlaced and noninterlaced modes
- Uses Bidirectional prediction in “Group Of Pictures” to encode difference frames.
MPEG Bitstream
Bidirectional Coding

- I = Intra – Anchor picture
- P = Forward predicted
- B = Bidirectionally predicted

Source: “Parallelization of Software MPEG Compression” http://www.evl.uic.edu/fwang/mpeg.html
There will be a small, simple microcontroller to manage input and output data buffering. This allows major processing to be offloaded to the host computer.

Will be using the PIC16F870 µC from Microchip
Data Re-encoding

- Data will be passed back to the card, encoded into an analog signal, mixed and then sent as a composite NTSC signal to the Television.
Project Design

PCI Hardware/Software Interface
- PCI-Host Communication
- PCI Interface Chip
Digital Interface

Two major digital paths

1. Sending digitized A/V signal to the host program for storage and manipulation.

2. Retrieving A/V for decompression and display from the host program.
PCI-Host Communication

- The device will periodically (about once every frame) unload its digitized signal-buffer onto the PCI bus through standard interrupt methods.
- This data will be received on the host computer by a software application that stores the A/V data to disk.
- This will necessitate building a kernel module for Windows XP.
PCI Interface Chip

- PLX PCI 9054
  - PCI 2.2, 3.3V-Signalling Interface Chip
  - 33 MHz, 132 MB/s
Basic Operation: Card to Host

- The PLX I/O Accelerator chip serves as a target for the PCI Card microcontroller. It takes care of the PCI bus timing and ISR handling.
Basic Operation: Host to Card

The host application will be in charge of which data is sent back to the PCI Card. Therefore, it will send I/O Request Packets (via the kernel module) to the device containing data to output.

The PLX chip has two DMA engines, allowing the host PC software to “write directly” to the memory on PCI add-on card. This data will then be retrieved by the microcontroller and sent to the television.
The Mediator (Device Driver)

- Most difficult part on the digital side.
- The driver is conceptually like a DLL. Uses DriverEntry and DriverObject to register functionality with the OS.
- Driver processes requests (IRP) sent from applications in user mode. Also registers the ISR with OS to manage incoming data from the PCI card.
Project Design

Software Design
- Host application
- Graphical User Interface
- Microcontroller Software

Hardware Design And Interfaces

PCI Hardware/Software Interface

Design

Software Design

Host Application

- The host software will act as an agent.
- Its job is to constantly record A/V data to disk and send requested data back to the PCI card.
- This software will provide the video control user experience.
- Ideally there would be a GUI to allow for advanced broadcast manipulation.
Host PC API and UI

- Data Flow Control
- User Interface
µC Software

- Receives Data from MPEG Encoder and stores it into VRAM
- Selects address in VRAM of the Data to be sent on the PCI Bus
- Receives Data from the PCI Bus via VRAM and sends it to the MPEG Decoder
- Changes the frequency of the tuner if so required
The End

http://www.cs.utah.edu/~ebowden/omegacore/