





















<ul> <li>Verilog</li> <li>Plan on good Verilog coding style this semester! <ul> <li>Verilog is NOT a programming language!</li> <li>Verilog is a Hardware Description Language</li> <li>A huge number of Verilog errors are related to confusion between combinational and sequential descriptions</li> <li>Think of the HW first, before coding</li> </ul> </li> <li>What is "good" Verilog? <ul> <li>I like excessive comments in the code</li> <li>I like clear distinctions between seq. and comb. code</li> <li>I like hierarchy</li> <li>I like using a coding style that makes synthesis easy</li> <li>I like using a purely synchronous clocking style in this class</li> </ul> </li> </ul>	
<ul> <li>Verilog is NOT a programming language!</li> <li>Verilog is a Hardware Description Language</li> <li>A huge number of Verilog errors are related to confusion between combinational and sequential descriptions</li> <li>Think of the HW first, before coding</li> <li>What is "good" Verilog?</li> <li>I like excessive comments in the code</li> <li>I like clear distinctions between seq. and comb. code</li> <li>I like hierarchy</li> <li>I like using a coding style that makes synthesis easy</li> </ul>	Verilog
<ul> <li>I like excessive comments in the code</li> <li>I like clear distinctions between seq. and comb. code</li> <li>I like hierarchy</li> <li>I like using a coding style that makes synthesis easy</li> </ul>	<ul> <li>Verilog is NOT a programming language!</li> <li>Verilog is a Hardware Description Language</li> <li>A huge number of Verilog errors are related to confusion between combinational and sequential descriptions</li> </ul>
University of Utah CS/EE 3710	<ul> <li>I like excessive comments in the code</li> <li>I like clear distinctions between seq. and comb. code</li> <li>I like hierarchy</li> <li>I like using a coding style that makes synthesis easy</li> <li>I like using a purely synchronous clocking style in this class</li> </ul>







































