CS/EE 3710

National Semiconductor CR16 Compact RISC Processor Baseline ISA and Beyond...

CR16 Architecture

- Part of a microcontroller family from National Semiconductor
 - 16-bit embedded RISC processor core
 - Available in Synethesizeable Verilog HDL
 - Die size of 0.6 mm2 @ 0.25μ
 - 2 Mbytes of linear address space (2²¹)
 - Less than 0.2mA per MHZ @ 3 Volts, 0.35μ
- This has morphed into the CP3000 family...

University of Utah

CS/EE 3710

CR16 Architecture

- More specs...
 - Static 0 to 66 MHz clock frequency
 - Direct bit manipulation instructions
 - Save and Restore of Multiple Registers
 - Push and Pop of Multiple Registers
 - Hardware Multiplier Unit for fast 16-bit multiplication
 - Interrupt and exception handling

versity of Utah


CR16 Block Diagram SHIFTER MULTIPLIER PROGRAM DISPLACEMENT MUX DECOUDE CONTROL QUEUE University of Utah CS/EE 3710

CR16 Register Set

CS/EE 3710

- All registers are 16 bits wide
 - Except address registers which are 21 bits
- Original version used 18 bits...
- 16 general purpose registers
- 8 processor registers
 - 3 dedicated address registers (PC, ISP, INTBASE)
 - 1 Processor Status Register
 - 1 configutation register
 - 3 debug-control registers


University of Utah



Processor Registers

- PSR Processor Status Register
 - C, T, L, F, Z, N, E, P, I bits
 - Carries, conditions, interrupt enables, etc.
- INTBASE Interrupt Base register
 - Holds the address of the dispatch table for interrupts and traps
- ISP Interrupt Stack Pointer
 - Points to the lowest address of the last item stored on the interrupt stack


versity of Utah CS/EE 3710





CR16 Instructions


- Most ALU instructions have two forms
 - MOVi -> MOVW or MOVB
- Two-address instruction formal
 - One of the two arguments is also used as destination (Rdest) and is overwritten
 - ADD R0, R3 => R3 := R0 + R3
- Little-Endian data references
 - Least-significant is lowest numbered
 - Both bits and bytes


sity of Utah CS/EE 3710

















CR16 Pipeline • Three stage pipe • Fetch • Decode • Execute • Instruction execution is serialized after an exception • Also serialized after LPR, RETX, and EXCP

Our Class Version! Baseline instruction set uses (almost) fixed instruction encoding Detailed description on the web page All instructions are a single 16-bit word All memory references (inst or data) operate on 16-bit words Not all instructions are included Each group will extend the baseline ISA somehow

Baseline ISA

- ADD, ADDI, SUB, SUBI
- CMP, CMPI
- AND, ANDI, OR, ORI, XOR, XORI
- MOV, MOVI
- LSH, LSHI (restricted to shift of one)
- LUI, LOAD, STOR
- Bcond, Jcond, JAL

Iniversity of Utah CS/EE 3710

Class Encoding

- In the handout on the web
- Much more regular than real CR16

				Immrii/	ImmLo/	
		OP Code	Rdest	OP Code Ext	Rsrc	
Mnemonic	Operands	15-12	11-8	7-4	3-0	Notes (* is Baseline)
ADD	Rsrc, Rdest	0000	Rdest	0101	Rsrc	*
ADDI	Imm, Rdest	0101	Rdest	ImmHi	ImmLo	* Sign extended Imm
ADDU	Rsrc, Rdest	0000	Rdest	0110	Rsrc	
ADDUI	Imm, Rdest	0110	Rdest	ImmHi	ImmLo	Sign extended Imm
ADDC	Rsrc, Rdest	0000	Rdest	0111	Rsrc	
ADDCI	Imm, Rdest	0111	Rdest	ImmHi	ImmLo	Sign extended Imm
MUL	Rsrc, Rdest	0000	Rdest	1110	Rsrc	
MULI	Imm, Rdest	1110	Rdest	ImmHi	ImmLo	Sign extended Imm

ersity of Utah

Data Types

- All data is 16-bit
 - Two's complement encoding for data
 - Unsigned for address manipulation
 - Boolean for boolean operations
 - Of course, the ALU doesn't know which is which they're all 16bit clumps to the ALU!
 - Flags are set for all interpretations
 - The programmer can sort out the flags later

versity of Utah CS/EE 3710

PSR Issues

- Only ADD, ADDI, SUB, SUBI, CMP, CMPI can change the PSR flags
- CMP, CMPI are the same as SUB, SUBI
 - But, they affect the PSR differently
- Only PSR bits FLCNZ are needed for baseline implementation
- ADD, ADDI, SUB, SUBI set the C on carry out and F on overflow
- CMP, CMPI set Z, L (unsigned), and N (signed)

Utah CS.

Conditional Jumps/Branches

- Jumps are absolute
- Branches are relative to current PC
- JAL Jump and Link stores the address of the next instruction in Rlink, and jumps to Rtarget
 - Return with JUC Rlink
- Conditions are derived from PSR bits

Boond	disp	1100	cond	DispHi	DispLo	* 2s comp displacement
Jcond	Rtarget	0100	cond	1100	Rtarget	*
JAL	Rlink, Rtarget	0100	Rlink	1000	Rtarget	*

University of Utah CS/EE

Condition Table Bit Pattern 0 0 0 1 Not Equal 1 1 0 1 Greater than or Equal N=1 or Z=1 Carry Set 0011 Carry Clear 0 1 0 0 Higher than 0101 Lower than or 1010 Lower than Higher than or 5 0110 Less than or I 0111 1 0 0 0 Flag Set 1 0 0 1 Flag Clear F=0 1 1 0 0 Less Than N=0 and Z=0 1 1 1 0 Unconditio CS/EE 3710

