





vie 5-1: Charac	tor I CD Interfac		LCD Cont	rol	
Signal Name	FPGA Pin		Function	7	
SF_D<11> SF_D<10>	M15 P17	Data bit DB7 Data bit DB6	Shared with StrataFlash pins SF_D<11:8>	-	
SF_D<9> SF_D<8>	R16 R15	Data bit DB5 Data bit DB4			
LCD_E	M18	Read/Write Enab 0: Disabled 1: Read/Write ope		A 	Character LCD
LCD_RS	L18	Register Select 0: Instruction regi Flash during read 1: Data for read or		5) SF_D<11> 390Ω 5) SF_D<10> 390Ω 7) SF_D<10> 390Ω 6) SF_D<9> 390Ω 5) SF_D<8> 390Ω 5) SF_D<8> 390Ω	► DB7 ► DB6 ► DB5 ► DB5
LCD_RW	L17	Read/Write Contr 0: WRITE, LCD ac 1: READ, LCD pre	cepts data		► DB4 DB[3:0] Unused ► E
				L18) LCD_RS L17) LCD_RW	► RS ► R/₩
					Intel StrataFlas


	5001 DI	ace			
	FPGA Pin		Function		
	P17	Data bit DB6	SF_D<11:8>		
	R16	Data bit DB5			
	R15	Data bit DB4			
	M18	Read/Write Enabl	e Pulse	1	
	L18	1: Read/Write ope Register Select 0: Instruction regis Flash during read	ster during write operations. Busy operations	A 5) SF_D<11> 390Ω 7) SF_D<10> 390Ω 7) SF_D<10> 390Ω 6) SF_D<9> 390Ω 6) SF_D<8> 390Ω	Character LCD DB7 DB6 DB5 Four-bit data interface
	L17	Read/Write Contr	ol	5)	- DB4
					DB[3:0] Unused
		1: READ, LCD pre	sents data	B)	►E
					► RS ► RW
				,	Intel OtrateFile 1
-	_		•		Intel StrataFlash
					D[11:8]
	-	· · · · · · · · · · · · · · · · · · ·		SF CE0	CEO
0	Х				-
	D/Strata BYTE X X	M15 P17 R16 R15 M18 L18 L17 D/StrataFlash Cor BYTE LCD_RW X X	M15 Data bit DB7 P17 Data bit DB6 R16 Data bit DB5 R15 Data bit DB4 M18 Read/Write Enable 0: Disabled 1: Read/Write ope L18 Register Select 0: Instruction regis Flash during read L17 Read/Write Control 0: WRITE, LCD at 1: READ, LCD press D/StrataFlash Control Interaction BYTE LCD_RW X X StrataFlash disabled. I X 0 LCD write access only 0 X	M15 Data bit DB7 Shared with StrataFlash pins P17 Data bit DB6 SF_D<11:8> R16 Data bit DB5 SF_D<11:8> R15 Data bit DB4 SF_D<11:8> N18 Read/Write Data SF_D<11:8> Disabled 1: Read/Write operation enabled SF_D<11:8> L18 Register Select 0: Disabled 0: Instruction register during write operations. Busy Flash during read operations 1: Read/Write Control 0: WRITE, LCD accepts data 1: READ, LCD presents data 1: READ, LCD presents data (0) D/StrataFlash Control Interaction StrataFlash disabled. Full read/write access to LCD. X 0 LCD write access only. Full access to StrataFlash.	M15 Data bit DB7 Shared with StrataFlash pins P17 Data bit DB6 $SF_D<11:8>$ R16 Data bit DB5 $SF_D<11:8>$ R15 Data bit DB4 $SF_D<11:8>$ M18 Read/Write Enable Pulse $0:$ Disabled 1: Read/Write operation enabled $SF_D<10:3000$ 1: Read/Write operation enabled $SF_D<10:3000$ SF_D














(Con	nr	na	an	d	S	et			
Commands are	sen	t u	pp	er	-ni	ibt	ole	firs	st	
	RS	RW		Upper	Nibble	e		Lower I	Nibble	
Function	LCD	LCD	DB7	DB6	DBS	DB4	DB3	DB2	DB1	DB0
Clear Display	0	0	0	0	0	0	0	0	0	1
Return Cursor Home	0	0	0	0	0	0	0	0	1	-
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S
Display On/Off	0	0	0	0	0	0	1	D	С	В
Cursor and Display Shift	0	0	0	0	0	1	S/C	R/L	-	-
Function Set	0	0	0	0	1	0	1	0	-	-
Set CG RAM Address	0	0	0	1	A5	A4	A3	A2	A1	A0
Set DD RAM Address	0	0	1	A6	A5	A4	A3	A2	A1	A0
Read Busy Flag and Address	0	1	BF	A6	A5	A4	A3	A2	A1	A0
Write Data to CG RAM or DD RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0
Read Data from CG RAM or DD RAM	1	1	D7	D6	D5	D4	D3	D2	D1	D0





	Command Set
Entry M	ode Set
Sets	the cursor move direction and specifies whether or not to shift the display.
The	se operations are performed during data reads and writes.
Exe	cution Time: 40 μs
Bit	DB1: (I/D) Increment/Decrement
0	Auto-decrement address counter. Cursor/blink moves to left.
1	Auto-increment address counter. Cursor/blink moves to right.
count CG R	oit either auto-increments or auto-decrements the DD RAM and CG RAM address ter by one location after each Write Data to CG RAM or DD RAM or Read Data from AM or DD RAM command. The cursor or blink position moves accordingly. B0: (S) Shift
0	Shifting disabled
1	During a DD RAM write operation, shift the entire display value in the direction controlled by Bit DB1 (I/D). Appears as though the cursor position remains constant and the display moves.


C	on	nr	na	an	d	S	et			
Commands are s	sen	-					·			
Function	LCD_RS	Ν	<u> </u>	···	Nibble	e 		Lower	Nibble	
Function	LCD	LCD	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0
Clear Display	0	0	0	0	0	0	0	0	0	1
Return Cursor Home	0	0	0	0	0	0	0	0	1	-
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S
Display On/Off	0	0	0	0	0	0	1	D	С	В
Cursor and Display Shift	0	0	0	0	0	1	S/C	R/L	-	-
Function Set	0	0	0	0	1	0	1	0	-	-
Set CG RAM Address	0	0	0	1	A5	A4	A3	A2	A1	A0
Set DD RAM Address	0	0	1	A6	A5	A4	A3	A2	A1	A0
Read Busy Flag and Address	0	1	BF	A6	A5	A4	A3	A2	A1	A0
Write Data to CG RAM or DD RAM	1	0	D7	D6	D5	D4	D3	D2	D1	D0
	1	1	D7	D6	D5	D4	D3	D2	D1	D0


























Ele Est Yew Cal Darata Hab	
PicoBlaze NOR FLASH Programmer v1.00 The we loome message should appear at start. E-Bross all Image: Simple menu of commands W-Write Byte Simple menu of commands R-Broad 256 bytes (repeat list using 'H' help command) H-Haip Commands can be entered at the > prompt in upper or lower case S-Stotus Confirm Erase (Y/n) Y Erase in Progress Erase and Erase Blocks commands must be confirmed with an upper case 'Y' >p Waiting for MCS File	Xilinx Flash Project
Program command waits for file to be sent	




	Example
Reading the StrataFLASH NOR memory is relatively straightforward. The only issu therefore multiple ports are used to achieve the operation. SF_byte_read: OUTPUT s9, SF_addr_hi_port OUTPUT s8, SF_addr_mi_port COTPUT s8, SF_addr_mi_port COTPUT s7, SF_addr_mi_port	form which to read
All PicoBlaze instructions execute in 2 clock cycles and the design uses the 50MHz	Tri-states the Spartan outputs (strataflash_d=/2') Bit 1 - strataflash_oe=0' Enables memory Bit 2 - strataflash_we=1' Write enable is off (read operation) SH memory
	he access time of the memory is 75ns (see Intel data sheet for details). y including an additional LOAD instruction, the time between setting the ontrols to read the memory and the actual point of reading is increased y 40ns and the access time in adequate.
strataflash_oe	ote that the input port multiplexer is pipelined which means that the data om the memory is captured on the first clock edge of the INPUT struction (as indicated) and then passed into the 's0' register on the econd clock edge.
strataflash_d Spartan driving WWWW H	int – Data is read from the memory when it is in 'read array' mode which is the default mode after power up). However, the same read peration is used to access memory status and device information hen in other modes.
read point	













		SPI	Serial Flash
Figure 12-1:	MC	rtan-3E FPGA)SI/CSI_B (T4 DIN/D0 (N10 CCLK (U16 CSO_B (U3 BE FPGAs Har	SPI_MISO Q SPI_SCK SPI_SCK C
Table 12-1:	SPI Flash	Interface Sig	nals
Signal	FPGA Pin	Direction	Description
SPI_MOSI	T4	FPGA→SPI	Serial data: Master Output, Slave Input
SPI_MISO	N10	FPGA←SPI	Serial data: Master Input, Slave Output
SPI_SCK	U16	FPGA→SPI	Clock
SPI_SS_B	U3	FPGA → SPI	Asynchronous, active-Low slave select input







able 4. In	SPI struction set	Serial	Fla	ash		
Instruction	Description	One-byte instru code	iction	Address bytes	Dummy bytes	Data bytes
WREN	Write Enable	0000 0110	06h	0	0	0
WRDI	Write Disable	0000 0100	04h	0	0	0
RDID	Read Identification	1001 1111	9Fh	0	0	1 to 20
RDSR	Read Status Register	0000 0101	05h	0	0	1 to ∞
WRSR	Write Status Register	0000 0001	01h	0	0	1
READ	Read Data Bytes	0000 0011	03h	3	0	1 to ∞
FAST_READ	Read Data Bytes at Higher Speed	0000 1011	0Bh	3	1	1 to ∞
PP	Page Program	0000 0010	02h	3	0	1 to 256
SE	Sector Erase	1101 1000	D8h	3	0	0
BE	Bulk Erase	1100 0111	C7h	0	0	0
DP	Deep Power-down	1011 1001	B9h	0	0	0
RES	Release from Deep Power-down, and Read Electronic Signature	1010 1011	ABh	0	3	1 to ∞
	Release from Deep Power-down			0	0	0










	PS/2 Bus Timing	20-30 kHz	
Symbol	Parameter Clock High or Low Time	Min 30 μs	Мах 50 µs
ТСК	-		
T _{SU} T _{HLD}	Data-to-clock Setup Time Clock-to-data Hold Time	5 μs 5 μs	25 μs 25 μs
 s are sent irst with parity			10




	1	AS	CI	Ιc	coc	les	5	
				B_6B_6	P			
$B_3 B_2 B_1 B_0$	000	001	010	011	$\frac{5D_4}{100}$	101	110	111
0000	NUL	DLE	SP	0	@	P	,	p
0001	SOH	DC1	1	1	Ă	Q	а	q
0010	STX	DC2	,,	2	В	R	b	r
0011	ETX	DC3	#	3	С	S	с	s
0100	EOT	DC4	\$	4	D	Т	d	t
0101	ENQ	NAK	%	5	Е	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	,	7	G	W	g	w
1000	BS	CAN	(8	Η	Х	ĥ	x
1001	HT	EM)	9	Ι	Υ	i	У
1010	LF	SUB	*	:	J	Ζ	j	z
1011	VT	ESC	+	;	Κ	[k	{
1100	FF	FS	,	<	L	\backslash	1	_
1101	CR	GS	-	=	Μ]	m	}
1110	SO	RS		>	Ν	^	n	~
1111	SI	US	/	?	0	-	0	DEL













	J	JA	R	Γŀ	За	sic	CS	_
				B_6B_5	$_5B_4$			
$B_3B_2B_1B_0$	000	001	010	011	100	101	110	111
0000	NUL	DLE	SP	0	@	Р	٤	р
0001	SOH	DC1	!	1	Α	Q	a	q
0010	STX	DC2	"	2	В	R	b	r
0011	ETX	DC3	#	3	C	S	с	s
0100	EOT	DC4	\$	4	D	Т	d	t
0101	ENQ	NAK	%	5	E	U	e	u
0110	ACK	SYN	&	6	F	V	f	v
0111	BEL	ETB	,	7	G	W	g	W
1000	BS	CAN	(8	Н	Х	h	X
1001	HT	EM)	9	Ι	Υ	i	У
1010	LF	SUB	*	:	J	Ζ	j	z
1011	VT	ESC	+	;	Κ	[k	{
1100	FF	FS	,	<	L	\backslash	1	_
1101	CR	GS	-	=	Μ]	m	}
1110	SO	RS		>	Ν	~	n	~
1111	SI	US	/	?	0	_	0	DEL














Other SPI Parts						
• Remember to disable the other SPI devices						
able 9-2. Disab	led Devices on the SPI Bus					
<i>Table 9-2:</i> Disab Signal	led Devices on the SPI Bus Disabled Device	Disable Value				
Signal		Disable Value				
Signal SPI_SS_B	Disabled Device					
Signal SPI_SS_B AMP_CS	Disabled Device SPI serial Flash	1				
	Disabled Device SPI serial Flash Programmable pre-amplifier	1				











	Memory Map				
Word addresses	FFFF 8000	I/O Switches/LEDs UART	Top two address bits define regions?		
	7FFF C000	Flash ROM?	Glyphs?		
	BFFF 4000	Çode/Data	Block RAM Frame buffer? 4k additional words		
	3FFF 0000	Code/Data	16k words (32k bytes)		