

Mini-MIPS

From Weste/Harris
CMOS VLSI Design

Instruction Encoding




FIG 1.49 Instruction encoding formats

CS/EE 3710

Based on MIPS

- ◆ In fact, it's based on the multi-cycle MIPS from Patterson and Hennessy
 - Your CS/EE 3810 book...
- ◆ 8-bit version
 - 8-bit data and address
 - 32-bit instruction format
 - 8 registers numbered \$0-\$7
 - \$0 is hardwired to the value 0

CS/EE 3710

Fibonacci C-Code

```
int fib(void)
{
    int n = 8;          /* compute nth Fibonacci number */
    int f1 = 1, f2 = -1; /* last two Fibonacci numbers */

    while (n != 0) {   /* count down to n = 0 */
        f1 = f1 + f2;
        f2 = f1 - f2;
        n = n - 1;
    }
    return f1;
}
```

FIG 1.50 C code for Fibonacci program

CS/EE 3710

Instruction Set

Table 1.7 MIPS instruction set (subset supported)

Instruction	Function	Encoding	op	funct
add \$1, \$2, \$3	addition: \$1 ← \$2 + \$3	R	000000	100000
sub \$1, \$2, \$3	subtraction: \$1 ← \$2 - \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and: \$1 ← \$2 and \$3	R	000000	100100
or \$1, \$2, \$3	bitwise or: \$1 ← \$2 or \$3	R	000000	100101
slt \$1, \$2, \$3	set less than: \$1 ← 1 if \$2 < \$3 \$1 ← 0 otherwise	R	000000	101010
addi \$1, \$2, imm	add immediate: \$1 ← \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal: pc ← pc + imm ^a	I	000100	n/a
j destination	jump: pc ← destination ^a	J	000010	n/a
lb \$1, imm(\$2)	load byte: \$1 ← mem[\$2 + imm]	I	100000	n/a
sb \$1, imm(\$2)	store byte: mem[\$2 + imm] ← \$1	I	101000	n/a

^a Technically, MIPS addresses specify bytes. Instructions require a four-byte word and must begin at addresses that are a multiple of four. To most effectively use instruction bits in the full 32-bit MIPS architecture, branch and jump constants are specified in words and must be multiplied by four (shifted left two bits) to be converted to byte addresses.

CS/EE 3710

Fibonacci C-Code

```
int fib(void)
{
    int n = 8;          /* compute nth Fibonacci number */
    int f1 = 1, f2 = -1; /* last two Fibonacci numbers */

    while (n != 0) {   /* count down to n = 0 */
        f1 = f1 + f2;
        f2 = f1 - f2;
        n = n - 1;
    }
    return f1;
}
```

FIG 1.50 C code for Fibonacci program

Cycle 1: f1 = 1 + (-1) = 0, f2 = 0 - (-1) = 1
 Cycle 2: f1 = 0 + 1 = 1, f2 = 1 - 1 = 0
 Cycle 3: f1 = 1 + 0 = 1, f2 = 1 - 0 = 1
 Cycle 4: f1 = 1 + 1 = 2, f2 = 2 - 1 = 1
 Cycle 5: f1 = 2 + 1 = 3, f2 = 3 - 1 = 2
 Cycle 6: f1 = 3 + 2 = 5, f2 = 5 - 2 = 3

Fibonacci Assembly Code

```
# fib.asm
# Register usage: $3: n $4: f1 $5: f2
# return value written to address 255
fib: addi $3, $0, 8      # initialize n=8
     addi $4, $0, 1     # initialize f1 = 1
     addi $5, $0, -1    # initialize f2 = -1
loop: beq $3, $0, end   # Done with loop if n = 0
     add $4, $4, $5     # f1 = f1 + f2
     sub $5, $4, $5     # f2 = f1 - f2
     addi $3, $3, -1    # n = n - 1
     j loop             # repeat until done
end: sb $4, 255($0)    # store result in address 255
```

FIG 1.51 Assembly language code for Fibonacci program

Compute 8th Fibonacci number (8'd13 or 8'h0D)
Store that number in memory location 255

CS/EE 3710




FIG 1.53 Multicycle MIPS microarchitecture. Reprinted from [Patterson04]

Table 1.8 ALUControl determination

opcode	funct	alucontrol	Meaning
00	x	010	ADD
01	x	110	SUB
10	100000	010	ADD
10	100010	110	SUB
10	100100	000	AND
10	100101	001	OR
10	101010	111	SLT
11	x	x	undefined

CS/EE 3710

Fibonacci Machine Code

Instruction	Binary Encoding	Hexadecimal
addi \$3, \$0, 8	001000 00000 00011 0000000000001000	20030008
addi \$4, \$0, 1	001000 00000 00100 0000000000000001	20040001
addi \$5, \$0, -1	001000 00000 00101 1111111111111111	2005ffff
beq \$3, \$0, end	000100 00011 00000 0000000000000101	10600004
add \$4, \$4, \$5	000000 00100 00101 00100 00000 100000	00852020
sub \$5, \$4, \$5	000000 00100 00101 00101 00000 100010	00852822
addi \$3, \$3, -1	001000 00011 00011 1111111111111111	2063ffff
j loop	000010 0000000000000000000000000011	08000003
sb \$4, 255(\$0)	101000 00000 00100 0000000011111111	a00400ff

FIG 1.52 Machine language code for Fibonacci program



CS/EE 3710

Another View




FIG 1.54

Architecture





FIG 1.53 Multicycle MIPS microarchitecture. Reprinted from [Patterson04] with permission from Elsevier.

CS/EE 3710

Control FSM



CS/EE 3710

FIG 1.54 MIPS control FSM. Reprinted from [Patterson04] with permission from Elsevier.

Connection to External Memory

Table 1.9 Top-level inputs and outputs

Inputs	Outputs
ph1	adr [7 : 0]
ph2	writedata [7 : 0]
reset	memread
memdata [7 : 0]	memwrite




FIG 1.55 MIPS computer system

Exmem.v

```
module exmem #(parameter WIDTH = 8, RAM_ADDR_BITS = 8)
(input clk, en,
input memwrite,
input [RAM_ADDR_BITS-1:0] adr,
input [WIDTH-1:0] writedata,
output reg [WIDTH-1:0] memdata);
reg [WIDTH-1:0] mips_ram [(2**RAM_ADDR_BITS)-1:0];
```

```
initial $readmemb("fib.dat", mips_ram);
```

```
always @(posedge clk)
if (en) begin
if (memwrite)
mips_ram[adr] <= writedata;
memdata <= mips_ram[adr];
end
```

```
endmodule
```

CS/EE 3710

This is synthesized to a Block RAM on the Spartan3e FPGA

Note clock!

External Memory from Book

```
// external memory accessed by MIPS
module exmemory #(parameter WIDTH = 8)
(input clk,
input memwrite,
input [WIDTH-1:0] adr, writedata,
output reg [WIDTH-1:0] memdata);
reg [31:0] RAM [(1<<WIDTH-2)-1:0];
wire [31:0] word;
```

```
// Initialize memory with program
initial $readmemb("memfile.dat", RAM);
```


```
// read and write bytes from 32-bit word
always @(posedge clk)
if (memwrite)
case (adr[1:0])
2'b00: RAM[adr>>2][7:0] <= writedata;
2'b01: RAM[adr>>2][15:8] <= writedata;
2'b10: RAM[adr>>2][23:16] <= writedata;
2'b11: RAM[adr>>2][31:24] <= writedata;
endcase
```

```
assign word = RAM[adr>>2];
always @(*)
case (adr[1:0])
2'b00: memdata <= word[7:0];
2'b01: memdata <= word[15:8];
2'b10: memdata <= word[23:16];
2'b11: memdata <= word[31:24];
endcase
endmodule
```

Notes:


- Endianness is fixed here
- Writes are on posedge clk
- Reads are asynchronous
- This is a 32-bit wide RAM
- With 64 locations
- But with an 8-bit interface...

Block RAM




(b) Single-Port

Byte-wide Block RAM is really 9-bits – parity bit...



WRITE_MODE = READ_FIRST



WRITE_MODE = WRITE_FIRST

Write Mode	Effect on Same Port
WRITE_FIRST Read After Write (Default)	Data on DI, DIP inputs written into specified RAM location and simultaneously appears on DO, DOP outputs.
READ_FIRST Read Before Write (Recommended)	Data from specified RAM location appears on DO, DOP outputs. Data on DI, DIP inputs written into specified location.
NO_CHANGE No Read on Write	Data on DO, DOP outputs remains unchanged. Data on DI, DIP inputs written into specified location.

(Actually dual ported too!)

Exmem.v

```
module exmem #(parameter WIDTH = 8, RAM_ADDR_BITS = 8)
(input clk, en,
input memwrite,
input [RAM_ADDR_BITS-1:0] adr,
input [WIDTH-1:0] writedata,
output reg [WIDTH-1:0] memdata);
reg [WIDTH-1:0] mips_ram [(2**RAM_ADDR_BITS)-1:0];
```

```
initial $readmemb("fib.dat", mips_ram);
```

```
always @(posedge clk)
if (en) begin
if (memwrite)
mips_ram[adr] <= writedata;
memdata <= mips_ram[adr];
end
```

```
endmodule
```

CS/EE 3710

- This is synthesized to a Block RAM on the Spartan3e FPGA
- It's 8-bits wide
- With 256 locations
- Both writes and reads are clocked

Our Block Ram

- ♦ Read-first or Write-first?

```
always @(posedge clk)
if (en) begin
if (memwrite)
mips_ram[adr] <= writedata;
memdata <= mips_ram[adr];
end
```

CS/EE 3710

Read_First Template

```

parameter RAM_WIDTH = <ram_width>;
parameter RAM_ADDR_BITS = <ram_addr_bits>;

reg [RAM_WIDTH-1:0] <ram_name> [(2**RAM_ADDR_BITS)-1:0];
reg [RAM_WIDTH-1:0] <output_data>;

<reg_or_wire> [RAM_ADDR_BITS-1:0] <address>;
<reg_or_wire> [RAM_WIDTH-1:0] <input_data>;

// The following code is only necessary if you wish to initialize the RAM
// contents via an external file (use $readmemb for binary data)
initial
    $readmemb("<data_file_name>", <ram_name>, <begin_address>, <end_address>);

always @(posedge <clock>)
    if (<ram_enable>) begin
        if (<write_enable>)
            <ram_name>[<address>] <= <input_data>;
        <output_data> <= <ram_name>[<address>];
    end
  
```

WRITE MODE = READ_FIRST

CS/EE 3710

Write_First Waveforms

Figure 33: Waveforms of Block RAM Data Operations with WRITE_FIRST Selected

CS/EE 3710

Write_First Template

```

parameter RAM_WIDTH = <ram_width>;
parameter RAM_ADDR_BITS = <ram_addr_bits>;

reg [RAM_WIDTH-1:0] <ram_name> [(2**RAM_ADDR_BITS)-1:0];
reg [RAM_WIDTH-1:0] <output_data>;

<reg_or_wire> [RAM_ADDR_BITS-1:0] <address>;
<reg_or_wire> [RAM_WIDTH-1:0] <input_data>;

// The following code is only necessary if you wish to initialize the RAM
// contents via an external file (use $readmemb for binary data)
initial
    $readmemb("<data_file_name>", <ram_name>, <begin_address>, <end_address>);

always @(posedge <clock>)
    if (<ram_enable>) begin
        if (<write_enable>) begin
            <ram_name>[<address>] <= <input_data>;
            <output_data> <= <input_data>;
        end
        else
            <output_data> <= <ram_name>[<address>];
    end
  
```

WRITE MODE = WRITE_FIRST

CS/EE 3710

Block RAM Organization

Device	Total Number of RAM Blocks	Total Addressable Locations (bits)	Number of Columns
XC3S100E	4	73,728	1
XC3S250E	12	221,184	2
XC3S500E	20	368,640	2
XC3S1200E	28	516,096	2
XC3S1600E	36	663,552	2

- Write to and read from Port A
- Write to and read from Port B
- Data transfer from Port A to Port B
- Data transfer from Port B to Port A

Each block is 18k bits...

Block RAM is Single or Dual ported

Read_First waveforms

Figure 34: Waveforms of Block RAM Data Operations with READ_FIRST Selected

CS/EE 3710

Recall – Overall System

FIG 1.55 MIPS computer system

CS/EE 3710

Recall – Overall System




FIG 1.55 MIPS computer system

So, what are the implications of using a RAM that has both clocked reads and writes instead of clocked writes and async reads? (we'll come back to this question...)

CS/EE 3710

Controller

```
module controller(input clk, reset, [5:0] op,
                 output reg zero,
                 output reg memread, memwrite, alusrc, memtoReg, iord,
                 output reg pcen,
                 output reg [1:0] regwrite, regdst,
                 output reg [1:0] psource, alusrcb, aluop,
                 output reg [3:0] irwrite);
```

State Codes

```
parameter FETCH1 = 4'b0001;
parameter FETCH2 = 4'b0010;
parameter FETCH3 = 4'b0011;
parameter FETCH4 = 4'b0100;
parameter DECODE = 4'b0101;
parameter MEMDR = 4'b0110;
parameter LBRD = 4'b0111;
parameter LBRF = 4'b1000;
parameter SBAR = 4'b1001;
parameter RTYPEDI = 4'b1010;
parameter RTYPEWR = 4'b1011;
parameter BECDI = 4'b1100;
parameter JEX = 4'b1101;
```

Useful constants to compare against

```
parameter LB = 6'b100000;
parameter SB = 6'b101000;
parameter RTYPE = 6'b01;
parameter BEQ = 6'b000100;
parameter J = 6'b000010;
```

State Register

```
reg [3:0] state, nextstate;
reg pcwrite, pcwritecond;
// state register
always @(posedge clk)
if(reset) state <= FETCH1;
else state <= nextstate;
```

mips Block Diagram





FIG 1.56 Top-level MIPS block diagram

Control FSM



CS/EE 3710

mips.v

```
// simplified MIPS processor
module mips #(parameter WIDTH = 8, REGBITS = 3)
(input clk, reset,
 input [WIDTH-1:0] memdata,
 output memread, memwrite,
 output [WIDTH-1:0] adr, writedata);

wire [31:0] instr;
wire zero, alusrc, memtoReg, iord, pcen, regwrite, regdst;
wire [1:0] aluop, psource, alusrcb;
wire [3:0] irwrite;
wire [2:0] alucont;

controller cont(clk, reset, instr[31:26], zero, memread, memwrite,
 alusrc, memtoReg, iord, pcen, regwrite, regdst,
 psource, alusrcb, aluop, irwrite);
alucontrol ac(aluop, instr[5:0], alucont);
datapath dp(clk, reset, memdata, alusrc, memtoReg, iord, pcen,
 regwrite, regdst, psource, alusrcb, irwrite, alucont,
 zero, instr, adr, writedata);
endmodule
```

Next State Logic

```
// next state logic
always @(*)
begin
case(state)
FETCH1: nextstate <= FETCH2;
FETCH2: nextstate <= FETCH3;
FETCH3: nextstate <= FETCH4;
FETCH4: nextstate <= DECODE;
DECODE: case(op)
LB: nextstate <= MEMDR;
SB: nextstate <= MEMDR;
RTYPE: nextstate <= RTYPEDI;
BEQ: nextstate <= BECDI;
J: nextstate <= JEX;
default: nextstate <= FETCH1; // should never happen
endcase
MEMDR: case(op)
LBRD: nextstate <= LBRD;
SBAR: nextstate <= SBAR;
default: nextstate <= FETCH1; // should never happen
endcase
LBRD: nextstate <= LBRF;
LBRF: nextstate <= FETCH1;
SBAR: nextstate <= FETCH1;
RTYPEDI: nextstate <= RTYPEWR;
RTYPEWR: nextstate <= FETCH1;
BECDI: nextstate <= FETCH1;
JEX: nextstate <= FETCH1;
default: nextstate <= FETCH1; // should never happen
endcase
end
end
```

CS/EE 3710

Output Logic

```

always @(*)
begin
    // set all outputs to zero, then conditionally assert
    // just the appropriate ones
    irwrite <= 4'b0000;
    pcwrite <= 0; pcwritecond <= 0;
    regwrite <= 0; regdat <= 0;
    memread <= 0; memwrite <= 0;
    alusrc <= 0; alusrcb <= 2'b00; aluop <= 2'b00;
    pcsource <= 2'b00;
    lrd <= 0; memstreg <= 0;
    case(state)
    FETCH1:
    begin
        memread <= 1;
        irwrite <= 4'b0001; // changed to reflect new assembly and
        alusrcb <= 2'b01; // set the IR bits in the right spots
        pcwrite <= 1; // FETCH 2,3,4 also changed...
    end
    FETCH2:
    begin
        memread <= 1;
        irwrite <= 4'b0010;
        alusrcb <= 2'b01;
        pcwrite <= 1;
    end
    FETCH3:
    begin
        memread <= 1;
        irwrite <= 4'b0100;
        alusrcb <= 2'b01;
        pcwrite <= 1;
    end
    endcase
end

```

Continued for the other states...

Very common way to deal with default values in combinational Always blocks

ALU

```

module alu #(parameter WIDTH = 8)
(input [WIDTH-1:0] a, b,
input [2:0] alucont,
output reg [WIDTH-1:0] result);

wire [WIDTH-1:0] b2, sum, slt;

assign b2 = alucont[2] ? ~b:b;
assign sum = a + b2 + alucont[2];
// slt should be 1 if most significant bit of sum is 1
assign slt = sum[WIDTH-1];

always@(*)
case(alucont[1:0])
2'b00: result <= a & b;
2'b01: result <= a | b;
2'b10: result <= sum;
2'b11: result <= slt;
endcase
endmodule

```

Invert b if subtract...

add is a + b
sub is a + ~b + 1

subtract on slt then check if answer is negative

CS/EE 3710

Output Logic

```

// ...
SBR:
begin
    memwrite <= 1;
    lrd <= 1;
end
RTYPEC:
begin
    alusrc <= 1;
    aluop <= 2'b10;
end
RTYPEC2:
begin
    regdat <= 1;
    regwrite <= 1;
end
DEOC:
begin
    alusrc <= 1;
    aluop <= 2'b01;
    pcwritecond <= 1;
    pcsource <= 2'b01;
end
JEN:
begin
    pcwrite <= 1;
    pcsource <= 2'b10;
end
endcase
assign pcen = pcwrite | (pcwritecond & zero); // program counter enable
endmodule

```

Two places to update the PC
pcwrite on jump
pcwritecond on BEQ

Why AND these two?

zerodetect

```

module zerodetect #(parameter WIDTH = 8)
(input [WIDTH-1:0] a,
output y);

assign y = (a==0);
endmodule

```

CS/EE 3710

ALU Control

```

module alucontrol(input [1:0] aluop,
input [5:0] funct,
output reg [2:0] alucont);

always @(*)
case(aluop)
2'b00: alucont <= 3'b010; // add for lb/sb/addi
2'b01: alucont <= 3'b110; // sub (for beq)
default: case(funct) // R-type instructions
6'b100000: alucont <= 3'b010; // add (for add)
6'b100010: alucont <= 3'b110; // subtract (for sub)
6'b100100: alucont <= 3'b000; // logical and (for and)
6'b100101: alucont <= 3'b001; // logical or (for or)
6'b101010: alucont <= 3'b111; // set on less (for slt)
default: alucont <= 3'b010; // should never happen
endcase
endcase
endmodule

```

aluop	funct	alucontrol	Meaning
00	x	010	ADD
01	x	110	SUB
10	100000	010	ADD
10	100010	110	SUB
10	100100	000	AND
10	100101	001	OR
10	101010	111	SLT
11	x	x	undefined

CS/EE 3710

Register File

```

module regfile #(parameter WIDTH = 8, REGBITS = 3)
(input clk,
input regwrite,
input [REGBITS-1:0] ra1, ra2, wa,
input [WIDTH-1:0] rd1, rd2);

reg [WIDTH-1:0] RAM [(1<<REGBITS)-1:0];

// three ported register file
// read two ports combinationaly
// write third port on rising edge of clock
// register 0 hardwired to 0
always @(posedge clk)
if (regwrite) RAM[wa] <= rd1;

assign rd1 = ra1 ? RAM[ra1] : 0;
assign rd2 = ra2 ? RAM[ra2] : 0;
endmodule

```

What is this synthesized into?

CS/EE 3710

Synthesis Report

HDL Synthesis Report

```

Macro Statistics
# RAMs                                     : 3
256x8-bit single-port RAM                 : 1
8x8-bit dual-port RAM                     : 2
# Adders/Subtractors                      : 1
8-bit adder carry in                      : 1
# Registers                                : 10
8-bit register                            : 10
# Multiplexers                             : 3
8-bit 4-to-1 multiplexer                  : 3
    
```

CS/EE 3710

Datapath

```

module datapath #(parameter WIDTH = 8, REGBITS = 3)
(input
  clk, reset,
  input [WIDTH-1:0] memdata,
  input alusrca, memtoreg, iord,
  input pccn, reqwrite, reqdst,
  input [1:0] pccsource, alusrcb,
  input [2:0] iwrite,
  input [2:0] alucont,
  output zero,
  output [31:0] instr,
  output [WIDTH-1:0] adr, writedata);

// the size of the parameters must be changed to match the WIDTH parameter
localparam CONST_ZERO = 8'h0;
localparam CONST_ONE = 8'h1;

wire [REGBITS-1:0] ra1, ra2, wa;
wire [WIDTH-1:0] pc, nextpc, rd, rd1, rd2, wd, a, src1, src2, aluresult,
aluout, const4;

// shift left constant field by 2
assign const4 = {instr[WIDTH-3:0], 2'b00};

// register file address fields
assign ra1 = instr[REGBITS*20:21];
assign ra2 = instr[REGBITS*15:16];
assign wa = instr[REGBITS*10:11];
assign rd = instr[REGBITS*5:6];

// independent of bit width, load instruction into four
// 8-bit registers over four cycles
flopnr #(8) i0(clk, iwrite[0], memdata[7:0], instr[7:0]);
flopnr #(8) i1(clk, iwrite[1], memdata[7:0], instr[15:8]);
flopnr #(8) i2(clk, iwrite[2], memdata[7:0], instr[23:16]);
flopnr #(8) i3(clk, iwrite[3], memdata[7:0], instr[31:24]);
    
```

Fairly complex...

Not really, but it does have lots of registers instantiated directly

It also instantiates muxes...

Instruction Register

Synthesis Report

Synthesizing (advanced) Unit <xmem>.
 INFO: Xst - The RAM <Mem_RAM> will be implemented as a BLOCK RAM, absorb1

ram_type	Block		
Port A			
aspect ratio	256-word x 8-bit		
mode	read-first		
clkA	connected to signal <clk>	rise	
enA	connected to signal <en>	high	
weA	connected to signal <memwrite>	high	
addrA	connected to signal <adr>		
diA	connected to signal <writedata>		
doA	connected to signal <memdata>		
Port B			
aspect ratio	8-word x 8-bit		
clkB	connected to signal <clk>	rise	
weB	connected to signal <rewrite>	high	
addrB	connected to signal <wra>		
diB	connected to signal <wrb>		
optimization			
	speed		


CS/EE 3710

Datapath continued

```

// datapath
flopnr #(WIDTH) pccreg(clk, reset, pccn, nextpc, pc);
flop #(WIDTH) wdr(clk, memdata, ad);
flop #(WIDTH) areg(clk, rd1, a);
flop #(WIDTH) wrd(clk, rd2, writedata);
flop #(WIDTH) res(clk, aluresult, aluout);
mux2 #(WIDTH) admux(pc, aluout, iord, adr);
mux2 #(WIDTH) src1mux(pc, a, alusrca, src1);
mux4 #(WIDTH) src2mux(writedata, CONST_ONE, instr[WIDTH-1:0],
CONST_ZERO, alusrcb, src2);
mux4 #(WIDTH) pccmux(aluresult, aluout, const4, CONST_ZERO, pccsource, nextpc);
mux2 #(WIDTH) wdmux(aluout, rd, memtoreg, wd);
regfile #(WIDTH, REGBITS) rf(clk, reqwrite, ra1, ra2, wa, wd, rd1, rd2);
alu #(WIDTH) aluunit(src1, src2, alucont, aluresult);
zerodetect #(WIDTH) zd(aluresult, zero);
endmodule
    
```

Flops and muxes...



RF and ALU

CS/EE 3710

Synthesis Report

Synthesizing (advanced) Unit <regfile>.
 INFO: Xst - The small RAM <Mem_RAM_reo> will be implemented on LUTs in order to max

ram_type	Distributed		
Port A			
aspect ratio	8-word x 8-bit		
clkA	connected to signal <clk>	rise	
weA	connected to signal <rewrite>	high	
addrA	connected to signal <wra>		
diA	connected to signal <wrb>		
Port B			
aspect ratio	8-word x 8-bit		
clkB	connected to signal <clk>	rise	
weB	connected to signal <rewrite>	high	
addrB	connected to signal <wra>		
diB	connected to signal <wrb>		
Port C			
aspect ratio	8-word x 8-bit		
clkC	connected to signal <clk>	rise	
weC	connected to signal <rewrite>	high	
addrC	connected to signal <wra>		
diC	connected to signal <wrb>		

Two register files? Why?

CS/EE 3710

Flops and MUXes

```

module flop #(parameter WIDTH = 8)
(input
  clk,
  input [WIDTH-1:0] d,
  output reg [WIDTH-1:0] q);

always @(posedge clk)
  q <= d;
endmodule

module mux2 #(parameter WIDTH = 8)
(input
  [WIDTH-1:0] d0, d1,
  input a,
  output reg [WIDTH-1:0] y);

assign y = a ? d0 : d1;
endmodule

module mux4 #(parameter WIDTH = 8)
(input
  [WIDTH-1:0] d0, d1, d2, d3,
  input [1:0] s,
  output reg [WIDTH-1:0] y);

always @(*)
  case(s)
    2'b00: y <= d0;
    2'b01: y <= d1;
    2'b10: y <= d2;
    2'b11: y <= d3;
  endcase
endmodule

module flopnr #(parameter WIDTH = 8)
(input
  clk, reset, en,
  input [WIDTH-1:0] d,
  output reg [WIDTH-1:0] q);

always @(posedge clk)
  if (reset) q = 0;
  else if (en) q <= d;
endmodule
    
```

CS/EE 3710

Back to the Memory Question

- ♦ What are the implications of using RAM that is clocked on both write and read?
 - Book version was async read
 - So, let's look at the sequence of events that happen to read the instruction
 - Four steps – read four bytes and put them in four slots in the 32-bit instruction register (IR)

CS/EE 3710

Instruction Fetch

```
// independent of bit width, load instruction into four
// 8-bit registers over four cycles
Flopem #10 ir0clk, irwrite00, memdata[7:0], instr[7:0]);
Flopem #10 ir1clk, irwrite11, memdata[7:0], instr[15:8]);
Flopem #10 ir2clk, irwrite22, memdata[7:0], instr[23:16]);
Flopem #10 ir3clk, irwrite33, memdata[7:0], instr[31:24]);
```

Instruction Register

```
module Flopem #(parameter WIDTH = 8)
    (input clk, en,
     input [WIDTH-1:0] d,
     output reg [WIDTH-1:0] q);

    always @(posedge clk)
        if (en) q <= d;
endmodule
```

- Memread, irwrite, addr, etc are set up just after clk edge
- Data comes back sometime after that (async)
- Data is captured in ir0 – ir3 on the next rising clk edge
- How does this change if reads are clocked?

CS/EE 3710

Instruction Fetch





FIG 3.5.3 Multi-cycle MIPS processor structure. Reprinted from Patterson(06) with permission from Elsevier

mips + exmem



mips is expecting async reads exmem has clocked reads

One of those rare cases where using both edges of the clock is useful!

CS/EE 3710

Instruction Fetch





FIG 3.5.3 Multi-cycle MIPS processor structure. Reprinted from Patterson(06) with permission from Elsevier

Memory Mapped I/O

- ♦ Break memory space into pieces (ranges)
 - For some of those pieces: regular memory
 - For some of those pieces: I/O
 - That is, reading from an address in that range results in getting data from an I/O device
 - Writing to an address in that range results in data going to an I/O device

CS/EE 3710



- ## Lab2 in a Nutshell
- ◆ Understand and simulate mips/exmem
 - Add ADDI instruction
 - Fibonacci program – correct if 8'0d is written to memory location 255
 - ◆ Augment the system
 - Add memory mapped I/O to switches/LEDs
 - Write new Fibonacci program
 - Simulate in ISE
 - Demonstrate on your board
- CS/EE 3710

Enabled Devices

(b) Single-Port

Only write to that device (i.e. enable it) if you're in the appropriate memory range.

Check top two address bits!

```

module flopen #(parameter WIDTH = 8)
  (input clk, en,
   input [WIDTH-1:0] d,
   output reg [WIDTH-1:0] q);
  always @(posedge clk)
    if (en) q <= d;
endmodule

```

CS/EE 3710

My Initial Testbench...

```

1
2
3 timescale 1ns / 1ps
4
5 module mips_mem_mips_mch_tb();
6
7 // Inputs
8   reg clk;
9   reg reset;
10
11 // Output
12   wire memread;
13
14 // Buses
15
16 // Instantiate the DUT
17   mips_mem_DUT u1
18     (.clk(clk),
19     .memread(memread),
20     .reset(reset));
21
22 // Initialize inputs
23   initial begin
24     reset <= 1;
25     #2 reset <= 0;
26   end
27
28 // Generate clock to sequence tests
29   always
30     begin
31       clk <= 1; # 5; clk <= 0; # 5;
32     end
33
34 // Check the data on the memory interface between mips and exmem
35 // If you're writing, and the address is 255, then the data should
36 // be 8'0d if you've computed the correct 8th Fibonacci number
37   always @(posedge clk)
38     if (OUT.memwrite)
39       if (OUT.addr == 8'd255 & OUT.wdata == 8'h0d)
40         $display("Fibonacci completed successfully!");
41   else $display("Error - wrong value written to addr 255: %h", OUT.wdata);
42
43
44
45

```

CS/EE 3710

MUXes for Return Data

```

module mux2 #(parameter WIDTH = 8)
  (input [WIDTH-1:0] d0, d1,
   input s,
   output [WIDTH-1:0] y);
  assign y = s ? d1 : d0;
endmodule

```

Use MUX to decide if data is coming from memory or from I/O

Check address bits!

CS/EE 3710

