



Table 1.7 MIPS in	struction set (s	ubset supported)	Encoding	00	funct
add \$1 \$2 \$3	addition	\$1 <- \$2 + \$3	P	000000	10000
sub \$1, \$2, \$3	subtraction:	\$1 <= \$2 = \$3	R	000000	100010
and \$1, \$2, \$3	bitwise and:	\$1 <= \$2 = \$3 \$1 <= \$2 and $$3$	R	000000	100100
or \$1. \$2. \$3	bitwise or:	\$1 <- \$2 or \$3	R	000000	10010
slt \$1, \$2, \$3	set less than:	\$1 <- 1 if \$2 < \$3 \$1 <- 0 otherwise	R	000000	101010
addi \$1, \$2, imm	add immediate:	\$1 <- \$2 + imm	I	001000	n/a
beq \$1, \$2, imm	branch if equal:	PC <- PC + imm ^a	I	000100	n/a
j destination	jump:	PC <- destination ^a	J	000010	n/a
1b \$1, imm(\$2)	load byte:	\$1 <- mem[\$2 + imm]	I	100000	n/a
sb \$1, imm(\$2)	store byte:	mem[\$2 + imm] <- \$1	I	101000	n/a





		_				
	Fi	bo	na	cci		C-Code
int fib(void)						
{			1			a ath Ribercani aumhan t/
$\inf_{i=1}^{i=1} f_{i} = 1$	f2	= -1	. /.	* lag	t + tw	vo Fibonacci numbers */
1110 11 1	,		, ,	14.		NO IIDONACCI MANDEID /
while (n !	= 0)	{	/	* coi	int d	down to $n = 0 * /$
f1 = f1	+ f2;					
f2 = f1	- f2;					
n = n - 1	1;					
return f1;						
}						
FIG 1.50 C code for F	ibonacc	i prog	gram			
Cycle 1: f1	= 1	+	(-1)) =	Ο,	f2 = 0 - (-1) = 1
Cycle 2: f1	= 0	+	1 =	1,	f2	= 1 - 1 = 0
Cycle 3: f1	= 1	+	= 0	1,	f2	= 1 - 0 = 1
Cycle 4: f1	= 1	+	1 =	2,	f2	= 2 - 1 = 1
Cycle 5: fl	= 2	+	1 =	3,	£2	= 3 - 1 = 2
Cycle 6: f1	= 3	+	2 =	5,	f2	= 5 - 2 = 3



Ins	truc	tion			Binary	Encod	ing				H	exadecima ncoding
add	i \$3	, \$0	, 8	3	001000	00000	00011	0000	000000	0001000	2	0030008
add	i \$4	, \$0	, 1	L	001000	00000	00100	0000	000000	0000001	. 2	0040001
add	i \$5	, \$0	, -	-1	001000	00000	00101	1111	111111	1111111	2	005ffff
beq	\$3	, \$0	, e	end	000100	00011	00000	0000	000000	0000101	. 1	060000 4
add	\$4	, \$4	, \$	5	000000	00100	00101	00100	00000	100000	0	0852020
sub	\$5	, \$4	, \$	5	000000	00100	00101	00101	00000	100010	0	0852822
add	i \$3	, \$3	, -	-1	001000	00011	00011	1111	111111	1111111	. 2	063ffff
j 1	qoo				000010	000	000000	0000000	000000	0000011	. 0	8000003
sb	\$4	, 25	5(\$	50)	101000	00000	00100	0000	00001	1111111	a	00400ff
G 1.52	Mach	nine la	nb	uage o	code for Fib	onacci p	program	<	M	achine	∕ e Cod	J e













<pre>module exmem #(parameter WIDTH = 8, RAM_ADDR_BITS = (input clk, en, input memwrite, input [RAM_ADDR_BITS-1:0] adr, input [WIDTH-1:0] writedata, output reg [WIDTH-1:0] memdata); reg [WIDTH-1:0] mips_ram [(2**RAM_ADDR_BITS)-1:0]; initial \$readmemb("fib.dat", mips_ram);</pre>	8) synthesized to k RAM on the n3e FPGA bits wide 56 locations vrites and reads bocked









Write_First	Template						
<pre>parameter RAM_WIDTH = <ram_width>; parameter RAM_ADDR_BITS = <ram_addr_bits>;</ram_addr_bits></ram_width></pre>							
reg [RAM_WIDTH-1:0] <ram_name> [(2**RAM_ADDR_BITS)-1:0]; reg [RAM_WIDTH-1:0] <output_data>;</output_data></ram_name>							
<reg_or_wire> [RAM_ADDR_BITS-1:0] <address>; <reg_or_wire> [RAM_WIDTH-1:0] <input_data>;</input_data></reg_or_wire></address></reg_or_wire>							
// The following code is only necessary if you wish to initialize the RAM // contents via an external file (use \$readmemb for binary data)							
<pre>initial</pre>							
always 0 (posedge <clock>)</clock>							
if (<ram_enable>) begin</ram_enable>							
<pre><ram name="">[<address>] <= <input data=""/>;</address></ram></pre>							
<pre><output_data> <= <input_data>;</input_data></output_data></pre>							
end	Data_in> Data_out						
else	WE						
end							
	Address RAM Location						
CS/EE 3710	WRITE_MODE = WRITE_FIRST						













	mips.v
// si mo	mplified MIPS processor dule mips #(parameter WIDTH = 8, REGBITS = 3) (input clk, reset, input [WIDTH-1:0] memdata, output memread, memwrite, output [WIDTH-1:0] adr, writedata);
***	ire [31:0] instr; ire zero, alusrca, memtoreg, iord, pcen, regwrite, regdst; ire [1:0] aluop,pcsource,alusrcb; ire [3:0] irwrite; ire [2:0] alucont;
al da enc	ontroller cont(clk, reset, instr[31:26], zero, memread, memwrite, alusrca, memtoreg, iord, pcen, regwrite, regdst, pcsource, alusrcb, aluop, irwrite); ucontrol ac(aluop, instr[5:0], alucont); atapath #(WIDTH, REGBITS) dp(clk, reset, memdata, alusrca, memtoreg, iord, pcen, regwrite, regdst, pcsource, alusrcb, irwrite, alucont, zero, instr, adr, writedata); module

	Controller
M DI	dule controller(input clk, reset, input [5:0] op, input zero, output reg memread, memwrite, alusrca, memtoreg, iord, output reg regurite, regdst, output reg [1:0] propurte): output reg [2:0] inwrite):
	parameter FETCH1 = 4'b0001; parameter FETCH2 = 4'b0010; parameter FETCH4 = 4'b010; parameter DECODE = 4'b010; parameter DECODE = 4'b010; parameter LBRD = 4'b0110; parameter LBRR = 4'b1001; parameter SBWR = 4'b1001; parameter RTYPEEX = 4'b1001; parameter RTYPEEX = 4'b1011;
	parameter BEQEX = 4'b1100; parameter JEX = 4'b1101; parameter SB = 6'b100000; parameter RTYPE = 6'b0; parameter BEQ = 6'b00100; parameter J = 6'b000100; parameter J = 6'b000100; parameter J = 6'b000100; parameter BEQ = 6'b000100; parameter J = 6'b00010; parameter J = 6'b00010; parameter J = 6'b000010; parameter J = 6'b000010; parameter J = 6'b000010; parameter J = 6'b000000; parameter BEQ = 6'b00010; parameter J = 6'b000000; parameter BEQ = 6'b000000; parameter BEQ = 6'b000000; parameter J = 6'b000000; parameter BEQ = 6'b00000; parameter BEQ = 6'b000000; parameter BEQ = 6'b0000000; parameter BEQ = 6'
	<pre>reg [3:0] state, nextstate; reg powrite, powritecond; // state register always @(posedge clk) if (reset) state <= FETCH1; else state <= nextstate; </pre>



Next State Logic
<pre>k// next state logic always @(*)</pre>
case(state) FETCH1: nextstate <= FETCH2; FETCH2: nextstate <= FETCH3; FETCH3: nextstate <= FETCH4; FETCH4: nextstate <= DECODE; DECODE: case(op) LB: nextstate <= MEMADR; SB: nextstate <= MEMADR; SB: nextstate <= MEMADR; SB: nextstate <= MEMADR; SB: nextstate <= MEMADR;
BEQ: nextstate <= BEQEX; J: nextstate <= JEX; default: nextstate <= JEX; endcase MEMADR: case(op) LB: nextstate <= LBRD; SB: nextstate <= SBWR; default: nextstate <= FETCH1; // should never happen endcase
LBRD: nextstate <= LBWR: LBWR: nextstate <= FETCH1; SBWR: nextstate <= FETCH1; RTYPEEX: nextstate <= FETCH1; BEQEX: nextstate <= FETCH1; JEX: nextstate <= FETCH1; default: nextstate <= FETCH1; default: nextstate <= FETCH1; default: nextstate <= FETCH1; // should never happen endcase





ALU	Con	trol							
<pre>module alucontrol(input [1:0] aluop,</pre>									
always @(*)									
case(aluop)									
2'b00; alucont <= 3'b010; // add for . 2'b01; alucont <= 3'b110; // add for .	2'b00: alucont <= 3'b010: // add for lb/sb/addi								
2'b01: alucont <= 3'b110; // sub (for beq) default: case(funct) // R-Tupe instructions									
6'b100000: alucont <= 3'b010; // add (for add)									
6'b100010: alucont <= 3'b110: // subtract (for sub)									
6'b100100; alucont <= 3 b00 6'b100101; alucont <= 3'b00	6'b100100; alucont <= 3'b000; // logical and (for and) 6'b100101; alucont <= 3'b001; // logical on (for on)								
6'b101010; alucont <= 3'b1	11; // set	on less (for slt)						
default: alucont <= 3"bl(01; // sho	uld never	happen						
endcase									
endmodule	Table 1.8	ALUControl	determinatio	n					
	aluop	funct	alucontrol	Meaning					
	00	x	010	ADD					
	01	x	110	SUB					
	10	100000	010	ADD					
	10	100010	110	SUB					
	10	100100	000	AND					
	10	100101	001	OR					
	10	101010	111	SLT					
CS/EE 3710	11	х	х	undefined					

	ALU
enc	<pre>ule alu #(parameter WIDTH = 8) (input [WIDTH-1:0] a, b, input [2:0] alucont, output reg [WIDTH-1:0] result); wire [WIDTH-1:0] b2, sum, slt; assign b2 = alucont[2] ? "b:b; assign sum = a + b2 + alucont[2]; // slt should be 1 if most significant bit of sum is 1 assign slt = sum[WIDTH-1]; always@(*) case(alucont[1:0]) 2'b00; result <= a & b; 2'b00; result <= a l b; 2'b10; result <= slt; endcase module subtract on slt then check if answer is negative</pre>
	CS/EE 3710



Register I	File
module regfile #(parameter WIDTH = 8, RE (input cl input re input [REGBITS-1:0] ra input [WIDTH-1:0] wd output [WIDTH-1:0] rd	GBITS = 3) k, gwrite, 1, ra2, wa, 1, 1, rd2);
reg [WIDTH-1:0] RAM [(1< <regbits)-1:< th=""><th>0];</th></regbits)-1:<>	0];
// three ported register file // read two ports combinationally // write third port on rising edge of // register 0 hardwired to 0 always @(posedge clk) if (regwrite) RAM[wa] <= wd;	[•] clock What is this synthesized
assign rd1 = ra1 ? RAMEra1] : 0; assign rd2 = ra2 ? RAMEra2] : 0; endmodule	into?
CS/EE 3710	

Synthesis Report						
HDL Synthesis Report						
Macro Statistics						
# RAMS	:	3				
256x8-bit single-port RAM : 1						
8x8-bit dual-port RAM : 2						
# Adders/Subtractors : 1						
8-bit adder carry in : 1						
# Registers	:	10				
8-bit register	:	10				
# Multiplexers	:	3				
8-bit 4-to-1 multiplexer	:	3				
o-bit 4-to-1 multiplexer : 3						
CS/EE 3710						

ynthesizing (advanced) NFO:Xst - The RAM <mra< th=""><th>Unit <exmem>. m mins ram> will be implemented as a B</exmem></th><th>LOCK RAM. #</th><th>abso</th></mra<>	Unit <exmem>. m mins ram> will be implemented as a B</exmem>	LOCK RAM. #	abso
ram_type	Block]		
Port A aspect ratio mode clkA enA weA addrA diA doA	256-word x 8-bit read-first connected to signal <clk> connected to signal <en> connected to signal <memwrite> connected to signal <adr> connected to signal <writedata> connected to signal <memdata></memdata></writedata></adr></memwrite></en></clk>	 rise high high 	
optimization	speed		

	Synthes	is Rep	ort
INFO:Xst - The small	RAM <mram_ram> will be implemented on Li</mram_ram>	JTs in order to ma	x
ram_type	pistributea	I I	
Port Å aspect rati clkÅ veÅ addrÅ diÅ	o 8-word x 8-bit connected to signal <clk> connected to signal xregurite> connected to signal xud> connected to signal <ud></ud></clk>	 rise high 	
Port B aspect rati addrB doB	o 8-word x 8-bit connected to signal <ral> connected to internal node</ral>		Two register files? Why?
INFO:Xst - The small	RAM <mram_ram_ren> will be implemented of</mram_ram_ren>	on LUTs in order t	0
ram_type	Distributed	I I	
Port A aspect rati clkA weA addrA diA	<pre>o 8-word x 8-bit connected to signal <clk> connected to signal <regwrite> connected to signal <wa> connected to signal <wa></wa></wa></regwrite></clk></pre>	rise high 	
Port B aspect rati addrB doB	o 8-word x 8-bit connected to signal <ra2> connected to internal node</ra2>		





Flops a	nd MUXes
<pre>module flop #(parameter WIDTH = 8)</pre>	<pre>module mux2 *(parameter WIDTH = 8)</pre>
always @(posedge clk) if (reset)q <= 0; else if (en) q <= d; endmodule	
CS/EE 3710	







Instruction Fetch
<pre>% // independent of bit width, load instruction into four // 8-bit registers over four cycles flopen #(8) ir0(clk, invrite[0], memdata[7:0], instr[7:0]); flopen #(8) ir1(clk, invrite[1], memdata[7:0], instr[15:8]); flopen #(8) ir2(clk, invrite[2], memdata[7:0], instr[23:16]); flopen #(8) ir3(clk, invrite[3], memdata[7:0], instr[31:24]);</pre>
module flopen #(parameter WIDTH = 8) (input clk, en, input [WIDTH-1:0] d, output reg [WIDTH-1:0] q);
always @(posedge clk) if (en) q <= d; endmodule
 Memread, irwrite, addr, etc are set up just after clk edge Data comes back sometime after that (async) Data is captured in ir0 – ir3 on the next rising clk edge How does this change if reads are clocked?













		My	Initial Testbench
		~	
2 3 1	timescale 1ns / 1ps		
5 m	odule mips_mem_mips_me	em_sch_tb();	
7 /, 8 9 10 11 /, 12 13 14 /, 15 16 /, 17 18 19 20 21	<pre>/ Inputs reg clk; reg reset; / Output wire memread; / Bidirs / Instantiate the UUT mips_mem UUT (.clk(clk), .memread(memread) .reset(reset));</pre>	,	
22 /, 23 24 25 26	<pre>/ Initialize Inputs initial begin reset <= 1; #22 reset <= 0; end</pre>	27 28 30 31 32 33 34 35 36 37 38 39 40	<pre>// Generate clock to sequence tests always begin clk <= 1; # 5; clk <= 0; # 5; end // check the data on the memory interface between mips and exmem // If you're writing, and the address is 255, then the data should // be 8'hdd if you've computed the correct 8th Fibonacci number always@(negredge clk) if (UUT.memwrite) if (UUT.memwrite) if (UUT.memvrite) if (UUT.addr == 8'h255 & UUT.wdata == 8'h0d)</pre>
	CS/EE 3710	41 42	<pre>else \$display("Oops - wrong value written to addr 255: %h", UUT.wdata);</pre>

		My Initial Results
2 i M (* 1)	1	
Current Simulation Time: 5000 ns		2995/3 ns 2960 ns 2970 ns 2980 ns 2990 ns 3000 ns 3010
引 memread	0	
olk 👔	0	
💦 reset	0	
🖬 🚮 addr(7:0)	8'hFF	3h2 <mark>X 8h23 X 8h24 X 8h</mark> F X 8h24 X
3 memwrite	1	
🖽 🚮 rdata[7:0]	8'h00	<u>8'h04 X 8'hA0 X</u>
🖬 💦 wdata[7:0]	8'h0D	8'h00 X 8'h0D
		Processes \$2 Options Sim Objects What's New in ISE Design Simulator is doing circuit initialization process. Finished circuit initialization process. Fundo0 ns Yay - Fibonacci completed succesfully! %
CS/EE 37	10	