
Lecture: Pipelining Basics


Topics: Basic pipelining implementation

- Video 1: What is pipelining?
- Video 2: Clocks and latches
- Video 3: An example 5-stage pipeline
- Video 4: Loads/Stores and RISC/CISC
- Video 5: Hazards
- Video 6: Examples of Hazards

Building a Car




The Assembly Line




Time

Break the job into smaller stages

Clocks and Latches




Clocks and Latches




Some Equations

- Unpipelined: time to execute one instruction = T + Tovh
- For an N-stage pipeline, time per stage = T/N + Tovh
- Total time per instruction = N (T/N + Tovh) = T + N Tovh
- Clock cycle time = T/N + Tovh
- Clock speed = $1 / (T/N + T_{ovh})$
- Ideal speedup = $(T + T_{ovh}) / (T/N + T_{ovh})$
- Cycles to complete one instruction = N
- Average CPI (cycles per instr) = 1




Source: H&P textbook⁷

Use the PC to access the I-cache and increment PC by 4




8

Read registers, compare registers, compute branch target; for now, assume branches take 2 cyc (there is enough work that branches can easily take more)




9

ALU computation, effective address computation for load/store




10

Memory access to/from data cache, stores finish in 4 cycles



Write result of ALU computation or load into register file



RISC/CISC Loads/Stores



Bullet